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Progress in CMOS technology and in fine pitch bump bonding has made 
possible the development of high granularity single photon counting detectors for 
X-ray imaging. This thesis studies the design and characterization of three pulse 
processing chips with 65536 square pixels of 55 µm x 55 µm designed in a 
commercial 0.25 µm 6-metal CMOS technology. The 3 chips share the same 
architecture and dimensions and are named Medipix2, Mpix2MXR20 and Timepix.   
The Medipix2 chip is a pixel detector readout chip consisting of 256 x 256 
identical elements, each working in single photon counting mode for positive or 
negative input charge signals. The preamplifier feedback provides compensation 
for detector leakage current on a pixel by pixel basis. Two identical pulse height 
discriminators are used to define an energy window. Every event falling inside the 
energy window is counted with a 13-bit pseudo-random counter. The counter logic, 
based in a shift register, also behaves as the input/output register for the pixel. Each 
cell also has an 8-bit configuration register which allows masking, test-enabling 
and 3-bit individual threshold adjust for each discriminator. The chip can be 
configured in serial mode and readout either serially or in parallel. Measurements 
show an electronic noise ~160 e- rms with a gain of ~9 mV/ke-. The threshold 
spread after equalization of ~120 e- rms brings the full chip minimum detectable 
charge to ~1100 e-. The analog static power consumption is ~8 µW per pixel with 
Vdda=2.2 V. 
The Mpix2MXR20 is an upgraded version of the Medipix2. The main 
changes in the pixel consist of: an improved tolerance to radiation, improved pixel 
to pixel threshold uniformity, and a 14-bit counter with overflow control. The chip 
periphery includes new threshold DACs with smaller step size, improved linearity, 
and better temperature dependence. 
Timepix is an evolution of the Mpix2MXR20 which provides independently 
in each pixel information of arrival time, time-over-threshold or event counting. 
Timepix uses as a time reference an external clock (Ref_Clk) up to 100 MHz which 
is distributed all over the pixel matrix during acquisition mode. The preamplifier is 
improved and there is a single discriminator with 4-bit threshold adjustment in 
order to reduce the minimum detectable charge limit. Measurements show an 
electrical noise ~100 e- rms and a gain of ~16.5 mV/ke-. The threshold spread after 
equalization of ~35 e- rms brings the full chip minimum detectable charge either to 
~650 e- with a naked chip (i.e. gas detectors) or ~750 e- when bump-bonded to a 
detector. The pixel static power consumption is ~13.5 µW per pixel with 
Vdda=2.2 V and Ref_Clk=80 MHz. 
This family of chips have been used for a wide variety of applications. 
During these studies a number of limitations have come to light. Among those are 
limited energy resolution and surface area. Future developments, such as 
Medipix3, will aim to address those limitations by carefully exploiting 






 Framstegen inom CMOS-teknologin och tekniken för bump bondning har 
möjliggjort utveckling av högupplösande bilddetektorer  för detektering av 
enskilda röntgenfotoner eller laddade partiklar. Denna avhandling behandlar design 
och karakterisering av tre pulsräknande utläsningskretsar med 65536 kvadratiska 
bildelement med storleken 55 x 55 um2. De tre kretsarna, benämnda Medipix2, 
Mpix2MXR20 och Timepix, delar samma arkitektur och dimensioner.  
Medipix2 är en utläsningskrets för avbildning med 256 x 256 identiska 
bildelement som räknar enskilda fotoner utgående från positiva eller negativa 
laddningspulser. Förförstärkarens återkoppling kompenserar individuellt för 
läckströmmen i varje bildelement. Ett energifönster kan definieras med hjälp av två 
identiska diskriminatorkretsar. Varje händelse som faller inom energifönstret 
räknas i en 13-bitars pseudo-random räknare. Räknaren, utformad som ett 
skiftregister, fungerar också som in/utregister för varje bildelement. Kretsen kan 
läsas ut antingen seriellt eller parallellt. Det elektroniska bruset har uppmätts till 
~160 e- rms vid en förstärkning av ~9 mV/ke-. Spridningen i tröskelspänning efter 
justering är ~120 e- rms vilket ger en minsta detekterbar laddningspuls över hela 
kretsen på ~1100 e-. Den statiska effektförbrukningen i del analoga delen är 
~8 mW per bildelement vid Vdda=2,2 V. 
Mpix2MXR20 är en uppdaterad version av Medipix2. De huvudsakliga 
förändringarna är: bättre strålningshärdighet, jämnare tröskelvärden och en 14-
bitsräknare med overflow. Periferin innehåller också nya DA-omvandlare med 
mindre steg, förbättrad linjäritet och mindre temperaturberoende.  
Timepix är en vidareutveckling av Mpix2MXR20 som medger detektering av 
ankomsttid, time-over-threshold eller pulsräkning individuellt i varje bildelement. 
Timepix utnyttjar en extern klocka (Ref_Clk) med frekvenser upp till 100 MHz som 
distribueras över hela bildmatrisen. Förförstärkaren är förbättrad och en enkel 
diskriminator med 4 bitars tröskeljustering används för att minimera lägsta 
detekterbara laddningspuls. Mätningar visar ett elektroniskt brus på ~100 e- rms 
och förstärkningen 16,5 mV/ke-. Med en tröskelspridning på 35 e- rms blir minsta 
detekterbara laddning för den nakna kretsen (t.ex. i en gasfylld detektor) ~650 e- 
och för en bondad detektor ~750 e-. Den statiska effektförbrukningen är ~13,5 mV 
per bildelement vid Vdda=2,2 V och Ref_Clk= 80 MHz. 
Den här kretsfamiljen har använts i ett antal olika applikationer. Under dessa 
studier har ett antal begränsningar konstaterats. Bland dessa märks begränsad 
energiupplösning och begränsad detektorarea. Framtida utvecklingsprojekt, t.ex. 
Medipix3, kommer att inriktas på att avhjälpa dessa begränsningar genom att 
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Hybrid semiconductor detectors have become important tools for particle 
tracking in high multiplicity environments in high-energy physics experiments. 
Silicon pixel detectors were introduced at the beginning of the 1990s [ANG92] as a 
substitution of silicon strip detectors in environments requiring high granularity 
due to the large density of particle tracks. Silicon sensors have improved since 
then, but the continuing popularity of semiconductor detectors can be accredited 
mainly to progress in microelectronics. According to Moore’s Law [MOO65], the 
number of transistors on a chip roughly doubles every two years. As transistor 
counts climb so does the functionality per unit area providing more sophisticated 
readout or reduced pixel size.  
Small pixel sizes together with high electronic component densities allowed 
pulse processing electronics to be applied to imaging applications for the first time. 
Using pulse processing a particle signal can be distinguished from background 
noise with the help of a noise reducing preamplifier shaper circuit if a discriminator 
is used. The discrimination level can be safely set above the noise level for 
applications requiring low-dose or low-rate imaging. 
This thesis summarizes the design and characterization of three pulse 
processing chips for X-ray imaging with a square pixel size of 55 µm organized as 
a matrix of 256 x 256 pixels realized with a commercial 0.25 µm 6-metal CMOS 
technology. The three chips, named Medipix2, Mpix2MXR20 and Timepix, share 
the same floor plan and dimensions (14111 µm x 16280 µm).  
A description of the contents of the thesis, chapter by chapter, follows: 
 
• Chapter 1: The field of X-ray imaging with segmented detectors is 
introduced. A short overview of the advantages of digital imaging 
systems compared to analog systems is presented. Emphasis is placed on 
the distinction between direct and indirect detection systems and 
integrating and counting methods. Different detector technologies are 
overviewed but concentrating on the potential of the direct detection 
photon counting hybrid pixel chips. 
• Chapter 2: The requirements of the Medipix2 chip are outlined. The 
Medipix2 is designed in a commercial 0.25 µm CMOS technology which 
contains 256 x 256 square pixels. The Medipix2 pixel cell and the chip 
periphery architecture are described. Also the design actions taken to tile 
multi-chip structures using the Medipix2 are explained.      
• Chapter 3: After an overview of the available chip carriers, readout 
boards and software for Medipix2 the wafer probing selection criteria is 
presented as an important step to select good dies before detector 
mounting. First electrical measurements show a good performance of the 
chip, which is confirmed by an absolute calibration using the Medipix2 
connected to a 300 µm silicon detector.   
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• Chapter 4: The Mpix2MXR20 is an upgrade of the Medipix2. In this 
chapter the pixel and periphery modifications are described in detail 
together with the first electrical characterisation of the chip. After 
detector bonding an absolute calibration reveals that the chip performs 
according to the design specifications.  
• Chapter 5: Successful tests with the Medipix2 and Mpix2MXR20 as 
readout anodes for Micro-Patterned Gas Detectors (MPGD) lead to the 
major modification of the Mpix2MXR20 to provide arrival time, time-
over-threshold or event counting in every pixel. The main design 
modifications of the new chip, named Timepix, are analysed. Pixel 
electrical characterisation, first images when coupled to gas gain grids, 
and an absolute calibration using X-ray sources are also reported 
• Chapter 6: The effects on the measured energy spectrum of high 
granularity pixel detectors due to charge sharing are analysed. The 
Medipix3 collaboration has been set to build a new prototype chip 
designed at CERN and manufactured in a commercial 0.13 µm 8-metal 
CMOS technology. The chip architecture and first electrical results are 
reported. Some new ideas for future pixel detector developments are 
described. 
• Thesis summary: This final chapter deals with the conclusions which can 





1 IMAGING WITH SEGMENTED DETECTORS 
This chapter introduces the concept of digital X-ray imaging using pixel 
detectors. First the advantages of digital X-ray imaging over classic analog systems 
are discussed in section 1.1. In the same section digital X-ray systems are 
categorized as a function of their photon detection system and by the way their 
information is processed. Section 1.2 describes different pixel readout technologies 
for X-ray imaging. The readout chips described in this thesis are the latest in a line 
of development which originated in High Energy Physics (HEP). This historical 
perspective is presented in section 1.3. 
1.1 DIGITAL X-RAY IMAGING 
The development of digital detectors for X-ray imaging in general is 
motivated by the many advantages of digital imaging over analog screen film 
images:  
 
• Data storage and archiving. 
• Image post-processing can be applied for image enhancement. 
• Fast data transfer through computer networks. 
• Real time imaging. 
• Dose reduction: the dose can be optimized to the required signal-to-noise 
level for a specific setup. 
• Higher dynamic range. 
 
Practically all digital x-ray imaging technologies can be categorized by their 
photon detection system (direct versus indirect) and by the particle or photon 
recording method (integrating versus counting) 
 
1.1.1 Direct versus indirect detection systems 
In the direct photon detection systems the X-rays convert in the sensor itself 
whereas in indirect systems they typically use an intermediate layer to convert the 
X-rays into light which is then detected in the sensor. In the indirect detection 
systems the light spread in the conversion layer leads to a reduction of contrast and 
spatial resolution. The most common indirect detector systems use a scintillator 
connected with a CCD or AMFPI. These are normally used in radiology where a 
lower spatial resolution is accepted as a trade-off with improved sensitivity. Direct 
detection systems offer higher spatial resolution and higher energy resolution. 
CMOS imagers, charged coupled devices (CCD) or flat panel imagers (AMFPI) are 
common direct detection systems.  
1.1.2 Counting versus integrating methods 
In an integrating system the collected current pulse produced by each X-ray 
interaction is added to a potential well (CCD) or a capacitor without any further 
6 
treatment (MAPS). Currents originating from other sources than the detected 
signal, such as detector leakage currents, are also added and introduce noise to the 
accumulated signal. Especially in low count rate applications, where long 
acquisition times are required, the contribution of integrated noise becomes more 
pronounced.  
The number of charges generated when a photon is completely absorbed in a 
sensor is directly proportional to its energy. Therefore the contribution of the 
converted photons in an integrating system is weighted by their energy. Image 
contrast is generated by the absorption of photons in the object. Low energy 
photons which are transmitted through an object are more strongly attenuated and 
therefore they carry more information. By weighting the photon by its energy, 
image contrast carried by low energy photons has a weaker weight and the Poisson 
noise contribution from high energy photons is enhanced. The result is a decrease 
in image SNR.  
In the case of photon counting the collected charge produced by each X-ray 
interaction is compared to a threshold. If the detected charge is above the threshold 
the counter is incremented. The effect of having a threshold eliminates the 
contribution of detector leakage and low rate imaging can be then performed. 
Photon counting removes the weighting of photons and only registers the validity 
of an event, thereby increasing the SNR. Counting systems exhibit a perfectly 
linear and theoretically unlimited dynamic range [MIK00]. The setting of a 
threshold makes it possible to discriminate not only noise from signal, but also 
lower from higher energies or even multi-threshold discrimination is possible 
[Paper XI].  
1.2 DETECTOR TECHNOLOGIES 
In this section a brief overview is provided of a selection of pixel readout 
technologies used for X-ray imaging. This should help in better understanding the 
difficulties related to this field and the advantages a hybrid photon counting chip 
system could bring. 
 
1.2.1 CCD 
A charge coupled device imager (CCD) consists of an array of potential 
wells in a metaloxide-semiconductor chip. Gate electrodes are built on top of an 
insulating oxide layer and when charged create a depleted zone in the 
semiconductor underneath the oxide. The pixels are organized in parallel columns 
by implanted potential barriers [GRU02 and LUT99]. Photo-charges generated in 
the semiconductor are accumulated in the potential wells. The readout is 
accomplished by clocking the gate potentials in such a way that the accumulated 
charge packets are shifted down the pixel columns. At the end of the columns an 
analog output shift register transports the charge packets to an on-chip 
preamplifier. The main advantage of this structure is the very low input capacitance 
presented to the preamplier, which allows for noise figures down to a few electrons 
rms in devices cooled below ~130 K. The main disadvantages are that the detector 
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is still sensitive to radiation and leakage currents during the readout charge 
transport from pixel to pixel and that the pixel values have to be processed serially 
by the preamplier. This limits the achievable readout speed and also links the noise 
performance to the readout speed. Furthermore the dynamic range is limited by the 
potential well, usually is in the order of 105 e- [GRU02] and the minimal charge 
signal of ~100 e-. 
The CCD itself is weakly sensitive to X-rays, since the depletion is only 
several µm. Therefore most X-ray imaging CCDs are coupled to scintillating 
materials like CsI(Tl) or Gd2O2S. As already described, in this indirect detection 
scheme the achievable spatial resolution is limited by the light spread of the 
scintillator layer. Although pixel sizes for CCD systems in medical applications 
may be as small as 25 µm, the spatial resolution is in the order of ~5 lp/mm 
[EVA02]. 
 
1.2.2 Flat Panel Imager 
Active matrix flat panel imagers (AMFPI) use thin film transistor (TFT) or 
thin film diode (TFD) arrays as readout electronics. In such devices each pixel 
element contains a converter, a charge storage node, and readout switch (see Figure 
1.1). Flat panel imagers are based on amorphous silicon and use a similar 
manufacturing process as liquid crystal displays, allowing for large areas to be 
covered. Typically the readout electronics is deposited onto a glass substrate. Pixel 
sizes range from 100 to 400 µm [HUN04, LEP05 and PAR02]. In the case of a 
direct detection system, the converter layer, e.g. amorphous Se [HUN04], is 
deposited directly on the readout. In indirect systems a layer of light sensitive 
photodiode is deposited on top of the TFT, followed by the scintillator. The 
necessity to implement the photodiode leads to a reduced fill factor, i.e. a reduction 
in sensitive area per pixel cell. The readout switches connect a row of pixels to 
charge amplifiers located at the bottom of the columns. In this way the readout 
time can be significantly improved with respect to CCD systems. The main 
advantage of AMFPI over CCDs is that large areas can be covered. The biggest 
drawback is the high electronic noise of ~700 e- [ZHA05] per pixel even with pixel 
amplification, without pixel amplification is a factor 2-4 higher, which makes this 
technology not suitable for low X-ray energy detection. 
 
Figure 1.1. Schematic diagram showing the concept of direct AMFPI [ZHA05]. 
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1.2.3 Monolithic Active Pixel Sensors (MAPS) 
CMOS MAPS technology, developed for visible light imaging in the early 
'90s [FOS97], and now widely applied in commercial digital cameras and for 
scientific applications, seems very promising for application in future tracking 
detectors. These monolithic devices incorporate in the same substrate a very thin 
sensor (only a few tens of microns thick) and the readout electronics. The use of 
commercial CMOS technology for the readout results in high functional density, 
low power consumption and low fabrication costs. The first MAPS prototype 
sensors for particle tracking have been realized [TUR01] with an extremely simple 
sequential readout scheme, as generally used for imaging applications.  
In CMOS active pixels the signal generated by a particle crossing the 
detector is collected by a diode formed between the n-well and a lightly doped, thin 
p-type epitaxial layer present in several CMOS technologies between the low 
resistivity bulk substrate and the CMOS processing layers. A typical MAPS pixel 
is schematically shown in Figure 1.2. Several differences are present with respect 
to high resistivity sensors. The charge generated moves by thermal diffusion in the 
p-epitaxial layer, since full depletion is not an option with a doping of about 
1015cm-3 and CMOS voltage restrictions. The potential wells at the boundaries of 
the epi layer, due to the high doping of the neighboring p-type substrate and p-
wells, confine the generated electrons in the epitaxial layer until they reach the 
collecting electrodes, within a typical collection time of the order of a few tens of 
ns to 100 ns. Due to the relatively low carrier lifetime in the epitaxial layer (of 
order 10 µs) the diffusion distance is limited, and even with a thick p-epitaxial 
layer, the typical signal collected for a minimum ionizing particle (MIP) ranges 
from several hundreds to a thousand electrons, depending on the thickness of the 
active epi layer and on the size of the collecting electrode.  
The basic readout principle of CMOS MAPS is based on only three 
transistors (3T) inside the pixel cell (Figure 1.2): one used to select the pixel (M3), 
a source follower to buffer the collected charge (M2), and a reset used periodically 
to compensate the diode leakage current integration and to remove the collected 
charge from the previous event (M1). Two main design rules need to be followed 
in the design of the baseline 3T CMOS MAPS: the collecting electrode should be 
as small as possible, since charge to voltage conversion is performed using the 
sensor capacitance and only NMOS transistors are allowed inside the active sensor 
area; one should avoid the presence of an additional n-well region, which could 
otherwise subtract charge from the collecting n-well electrode causing an 
efficiency loss when detecting MIPS. The small size of the collecting electrode 
further reduces the single pixel signal to about 300 e-, for the seed pixel in the 
cluster, even with a thick epi-layer of about 14 µm [DEP02].  
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Figure 1.2. The baseline architecture of CMOS imager [RIZ07]. Transistor M1 resets the photosite to 
reverse bias, transistor M2 is a row switch, while transistor M2 is the input of a source follower. Follower's 
current source (common to entire row) and column selection switch are located outside the pixel.  
 
Even though these prototypes have shown successful results they still suffer 
from three major drawbacks: 
 
• Large charge spreading over many pixels and a relative slow charge 
collection (~100ns) due to the poor charge collection and thermal 
diffusion in the n-well/p-epi diode.  
• Since only NMOS transistors can be used the charge transfer outside the 
pixel is slow and only possible in an analog approach. 
• The need of a thick epi-layer makes the choice of appropriate standard 
CMOS technologies very small and only useable for detection off 
photons with few keV (limit set by epi-layer thickness).  
 
A new approach in the design of CMOS MAPS sensors has been proposed in 
[BET07], exploiting the triple well option available in several commercially 
available technologies, to improve the readout speed potential of MAPS devices 
and at the same time to increase the sensitive element area. This addresses two of 
the major limitations of the baseline 3T MAPS design described before. In triple 
well commercial CMOS processes an n-well with a deep junction is available to 
ensure better insulation of the analog n-channel devices from the substrate and the 
neighbouring digital devices. In the pixel design the deep n-well is used as a charge 
collecting electrode and also contains part of the front-end stage. This was possible 
since part of the n-channel devices of the analog readout electronics are located in 
the p-type well, physically overlapped with the area of the sensitive element. In this 
way the collecting electrode can cover a large fraction of the elementary cell, 
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maximizing the fill factor, and at the same time more room is available to develop 
more complex readout electronics at the pixel level. The signal processing chain 
implemented in-pixel includes a charge preamplifier, a shaper, a discriminator and 
some elementary logic functionality. With the use of a charge preamplifier as a 
front-end element the charge sensitivity is independent of the capacitance of the 
charge collecting electrode, whose area can thus be extended. With the large 
sensing electrode area (about 1000 µm2) made possible with this new approach, 
charge collection could be very efficient, increasing by more than a factor of three 
the single pixel signal collected with respect to a typical 3T MAPS device with the 
same epitaxial layer thickness. A further advantage of the new design proposed is 
that the readout scheme is easily compatible with already available architectures 
performing data sparsification at the elementary cell level. 
Even though with the recent MAPS developments where full CMOS 
circuitry can be built, overcoming one of the major limitations in the past, this 
detection technology still suffers from two weak points:  
• Only few processing technologies are suited since the thickness of the 
epi-layer varies from different CMOS technologies. 
• The slow charge collection is still an issue even with the increased 
collection area, due to the due to thermal diffusion. 
 
1.2.4 DEPFET 
Based on the sideward depletion principle [GAT84], the Depleted Field 
Effect Transistor (DEPFET) detector–amplifier structure has been invented in 1985 
by Kemmer and Lutz [KEM87]. A p-channel field effect transistor is placed on a 
fully depleted bulk (Figure 1.3). By suitable doping, a potential maximum (internal 
gate or IG) is created below the transistor channel. Electrons created anywhere in 
the depleted bulk are collected in the IG, inducing a mirror charge within the 
channel, thus increasing its conductivity. The unique properties of this device, as 
for example, combined detector and amplification properties signal charge storage 
and non-destructive readout make it useful for many applications. Of particular 
interest is its use as a building block of a pixel detector with very low noise, due to 
the small capacitance of the internal gate, and power consumption. Different 
DEPFET structures (linear and circular) are being studied for biomedical 
autoradiography [ULR05], imaging of low energy X-rays from astronomical 
sources [HOL00] and particle detection at a future linear collider [KOH03].  
The DEPFET sensor technology is non-standard. The operation of pixel 
detectors requires separate steering and amplification ICs which might become the 




Figure 1.3. Cross-section of an annular pulsed clear DEPFET [ULR05]. The structure is symmetric around 
the source contact. The potential along the axis top gate-rear contact shows a minimum for electrons under 
the JFET channel. 
 
1.2.5 Silicon on Insulator (SOI) 
A silicon on insulator (SOI) wafer consists of a monocrystalline Si film 
(device layer) over an insulating layer of SiO2 (buried oxide-BOX) on a Si 
substrate (handle wafer). In the standard SOI technologies, the handle wafer serves 
as a mechanical support for the device layer with the integrated circuits. In SOI 
pixel detectors (see Figure 1.4), the high-resistivity handle wafer is used for the 
fabrication of the sensor (a matrix of fully depleted diodes) monolithically coupled 
to the read-out electronics integrated in the device layer. That idea was published 
by [DIE93] and several pixel prototypes has been produced [PEN96, XU01, 
ZHE03 and KUC04] using different wafer processing techniques. These monolithic 
detector designs requires non-standard processing (double-sided processing, p-




Figure 1.4. Cross section of an SOI process using the substrate as sensitive detection volume [KUC04]. The 




1.2.6 Hybrid pixel detectors 
In the hybrid pixel detector architecture, Figure 1.5, the radiation sensor 
element and the readout are processed separately. The sensor is segmented with the 
same geometry as the readout chip and detector and readout cells are connected 
using standard flip-chip technology. The separation in processing allows for 
independent optimisation of readout and sensor and different sensor materials can 
be used with the same readout.  
 
Figure 1.5. Schematic of a hybrid pixel detector with the sensor chip and the electronics chip connected via 
bump bonds. 
 
By developing the readout electronics using standard CMOS technology the 
increase in component density can be fully exploited and advanced signal 
processing such as energy discrimination and digitalization can be performed on 
the pixel level. This is of great advantage as the photolithographic techniques are 
quickly evolving [MOO65] allowing either smaller pixel sizes (with inherent low 
noise because of smaller input capacitance [KRU91]) or more pixel functionality 































Medipix3 prototype (1100 trts) 
55 µmx 55 µm (2006)
Medipix2 (550 trts) 
55 µmx 55 µm (2002)
Medipix1 (400 trts) 




























Figure 1.6. Transistor density per pixel versus CMOS process for the three chips of the Medipix project. 
The Medipix1 chip is in reality build in a 1µm SACMOS technology but the component density achievable 
is comparable to a 0.6 µm standard CMOS process [MIK00].   
 
Several groups [ROE96, COL97, and FIS99] use the direct detection photon 
counting hybrid pixel system approach for many different imaging applications. 
Two of the most active groups developing CMOS pixel chips as active readouts, 
apart from the Medipix project described later, are: 
 
The Pilatus project, located at the Swiss Light Source (SLS), has built a 
large system for X-ray crystallography. Several versions of the PILATUS chip 
have been designed [PIL06]. The latest ASIC PILATUSII chip was designed in a 
commercial CMOS 0.25 µm technology. It is arranged as a matrix of 60 columns 
and 97 rows of square pixels measuring 172 µm on the side. The threshold can be 
tuned with 6 bits and the pixel counters have a depth of 20 bits with a maximum 
count rate ~1.5 MHz/pixel/s. The PILATUS 100K detector consists of a single 
module (each module has 2x8 PILSATUSII chips) and has 487 x 195 pixels. The 
active area covers over 84 x 34 mm2. Such a detector is in use at the X04SA 
materials science beam line at the SLS for surface diffraction experiments since 
2006. The PILATUS 6M (composed of 5 x 12 modules with 2463 x 2527 pixels 
and a total active area of 424 x 435 mm2) and the PILATUS 2M (composed of 3 x 
7 modules with 1475 x 1467 pixels and a total active area of 254 x 252 mm2) are 
under construction at present. 
 
The XPAD project, located in the ESRF (Grenoble) has the same aims as the 
Pilatus project but their applications range extend also to medical with their new 
XPAD3 series [PAN07] (XPAD3S and XPAD3C). The new chip [PAN07] uses a 
0.25 µm CMOS technology to achieve a square pixel measuring 130 µm on the 
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side with 9600 pixels (80 x 120). Two different chips have been designed with 
different analog front-ends for either hole collection (with one threshold XPAD3S) 
or electron collection (with two thresholds XPAD3C).  
 
1.3 THE MEDIPIX PROJECT (A SHORT HISTORY) 
The Omega series [ANG92] were the first hybrid pixel detectors assembled 
at CERN under the RD19 collaboration [HEI90] at the beginning of the 90s. This 
collaboration was set to develop hybrid and monolithic pixel detectors for the 
future LHC experiments. Other chips followed (see summary in [ROP00]) 
allowing the collaboration to gain experience in the design and test of hybrid pixel 
detectors. Large area pixel detectors were also successfully assembled [CAM94] 
for the WA97 heavy-ion experiment. This experiment showed that hybrid pixel 
detectors were excellent devices in tracking systems especially in high multiplicity 
environments where excellent spatial resolution is combined with extremely high 
signal to noise ratios allowing physicists to find traces of rare particle tracks in very 
complicated events [DIB97].   
The idea of using the single photon counting principle with hybrid pixel 
detectors for X-ray imaging dated back to late 80s [HEI89]. This technology 
enables the counting of particles which are deposited in each pixel. The Medipix 
collaboration was formed to exploit the knowledge gained in the design and 
fabrication of hybrid pixel detectors to make a single photon counting system for 
X-ray radiography. Partners of the collaboration were CERN, the University of 
Freiburg (Germany), the University of Glasgow (Scotland) and the INFN of Pisa 
and Napoli (both Italy). 
The Medipix1 (or PCC) [CAM98] is a hybrid photon counting pixel detector 
with a 4096 (64 x 64) square pixels designed in the SACMOS1 process with 2 
metal layers. The Medipix1 pixel cell (see the schematic in Figure 1.7) dimensions 
are 170 µm x 170 µm and contained: one charge sensitive amplifier with column 
leakage current compensation and one test capacitance, one threshold discriminator 
with a 3-bit current DAC for threshold adjustment, one delay line and a 15-bit shift 
register that behave as a counter or as a shift register depending on the Shutter line 
state. 
A picture of the Medipix1 is shown in Figure 1.8. The PCC measured 
12250 µm x 14000 µm yielding a total area of ~1.7 cm2. About 70% (~1.18 cm2) of 
the total area were sensitive. The insensitive area contained the guard-ring and 
power supply lines on three sides. The largest insensitive area is at the bottom of 
the chip. It is due a dummy row of pixels for the leakage current sensing plus to a 
66th row of bump-bonding contacts used for grounding the guard-ring of the sensor. 




Figure 1.7. The Medipix1 pixel cell schematic. 
 
The chip could be read out through a 16-bit bidirectional data bus using a 10 
MHz clock in 384 µs. There were two readout systems available:  
 
• The MRS (Laben Medipix Readout System) based on a VME system 
[AME99]. 
• Muros1 (Medipix1 re-Usable Rear-Out System) [BAR00]. 
 
The Medipix1 was successfully assembled to 200µm thick semi-insulating 
GaAs and 300µm thick high resistivity silicon detectors. The equivalent noise 
charge of the full front-end chain was measured ~250 e-. The threshold spread 
before adjustment was ~500 e- and after equalization ~100 e-. The measured full 
chip minimum detectable charge was ~2000 e-. More detailed measurements are 









Figure 1.8 A picture of the Medipix1 chip without detector sensor. 
SUMMARY 
In this first chapter different methods and systems to detect X-rays with high 
spatial resolution (pixels) have been briefly overviewed. The advantages of digital 
over analog detection systems have been briefly summarized. These systems can be 
categorized depending on the photon detection system and by the particle or photon 
recording method. 
Several monolithic detector technologies, in which detector and readout 
ultimately are one entity, have been presented. MAPS are cheap if commercial 
CMOS technologies with thick epi-layers, used for charge collection, are available. 
Moreover the charge transport towards the collection anode is very slow since the 
bulk cannot be fully depleted. SOI and DEPFET technologies use a fully depleted 
bulk as charge collection sensor but both processes use non-standard technologies 
which can make them very expensive.  
The hybrid pixel detectors fully exploit the use of standard commercial 
CMOS technologies without compromising the sensor detection performances. 
Moreover the sensor material can be optimized independently giving great design 
flexibility to this technology. The Medipix1 has been described as the predecessor 




2 DESIGN OF THE MEDIPIX2 CHIP 
In the previous chapter several digital x-ray imaging devices have been 
studied. The potential of the direct detection photon counting hybrid pixel detectors 
as a chip was exploited by the successful Medipix1 chip. The Medipix1 limitations 
as an x-ray imaging system are briefly summarized in section 2.1 together with the 
requirements for a new chip. The Medipix2 (section 2.2) is designed in a 
commercial 0.25 µm CMOS technology which contains 65536 square pixels of 
55µm2. The analog and digital blocks of the pixel cell (section 2.3) and the 
architecture of the chip periphery are described in sectionv2.4 . Section 2.5 details 
the design actions taken to tile multi-chip structures using the Medipix2.     
The pixel cell and chip architecture of the Medipix2 are described in paper I. 
This chapter goes into more detail in the design of the pixel cell and chip periphery 
which were never published. 
 
2.1 MOTIVATIONS AND REQUIREMENTS FOR THE NEW DESIGN 
Even though the Medipix1 demonstrated that the photon counting approach 
provides images with excellent dynamic range which are practically free of non-
photonic noise the chip showed limitations for a full x-ray imaging system: 
 
• The spatial resolution of the system was limited by the size of the pixel 
(170 µm x 170 µm) which was determined by the component density of 
the 1 µm SACMOS process used.  
• The preamplifier was only sensitive to positive input charges. 
• The leakage current compensation was done only at the column level. 
Some detectors have very non-uniform leakage current distribution 
[TLU0]. 
• Tiling was not possible since the minimum dead area around the 
sensitive area was ~500 µm. 
• The system was difficult to operate since the analog biasing was done 
externally.  
• The chip could only be accessed through a 16-bit parallel port. 
 
Knowing the Medipix1 performance and limitations a complete redesign of 
the readout chip was undertaken in the microelectronics group at CERN within the 
framework of the Medipix2 collaboration. The new design benefited from the 
availability of a much more advanced 0.25 µm 6-metal CMOS technology. The 
main requirements for the Medipix2 chip are listed below: 
 
• Square pixel cell of ~50 µm to have a spatial resolution compatible with 
the film screen radiographic systems.   
• Maximum pixel count rate above 100 kHz. 
• Front end sensitive to both polarities. 
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• DC leakage current compensation in each pixel. 
• On-chip DACs used to bias the chip to avoid external analog biasing 
noise. 
• Very fast readout (through a parallel port), or very flexible and portable 
(readout through a serial port).  
• The distance from the last pixels to the chip edge should be kept as low 
as possible to minimize the dead areas and allowing tiling. 
 
2.2 THE MEDIPIX2 CHIP 
The chip dimensions are 16120 µm x 14111 μm (see Figure 2.1). The 
sensitive area is organized as a 256 x 256 pixel matrix of 55 µm x 55 μm (see 
section 2.3) with a total active area of 1.982 cm2 (87.35% of the total chip). The 
non sensitive area at the bottom of the chip is 2040 µm x 14111 µm which is 
12.65% of the total chip. It includes 117 wire-bonding pads, biasing DACs and 
control logic (see section 2.4). The chip has three independent power supplies at 
































































































Figure 2.1. On the left the Medipix2 passivation openings. On the right the Medipix2 floor plan: the sensitive 
area with 65536 square pixels of 55 µm2 (top), and the non-sensitive area (dark green) are shown. 
 
2.3 PIXEL CELL  
When a charged particle or a photon interacts in a detector material electron-
hole pairs are generated and are drifted towards the collection electrode in the 
presence of a high electric field. Since the collection time is very short, being in the 
order of several ns [GAT86] and [KNO79], the detector output signal can be 
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represented as a Dirac current impulse, the integral of which equals the total 
generated charge Q. The generated charge Q is integrated onto a small feedback 
capacitor Cf by means of a low noise charge sensitive amplifier (CSA) giving rise, 
ideally, to a voltage step at the CSA output with an amplitude Q/Cf [CHA91]. The 
output pulse is then compared with two different thresholds that form an energy 
window. If the detected charge falls inside this energy window the digital counter 
is incremented.  
The schematic of the pixel cell is shown in Figure 2.2. The analog side of the 
pixel (in red) contains a CSA (see section 2.3.1.1) with DC leakage current 
compensation, an injection test capacitance, and two branches of identical 
discriminators (see section 2.3.1.2) with 3-bit threshold adjustment current DACs. 
The digital side (in blue) contains the Double Discriminator Logic (DDL, see 
section 2.3.2.1), a 13-bit shift register (see section 2.3.2.2) plus CMOS logic for the 
counter and data shifting, and an 8-bit configuration register (see section 2.3.2.3). 
The dimensions of the cell are 55 x 55 μm2. Each pixel has 504 transistors and a 
static analog power consumption of ~8 μW.  
The pixel has two working modes depending on the CMOS input Shutter 
state. When the Shutter signal is low the pixel is in acquisition mode and the 13-bit 
shift register behaves as a linear feedback shift register counter with a single XOR 
tap with a dynamic range of 8001 counts [HOR80]. In this case, the output of the 
DDL is used as the clock of the counter. When the Shutter is high an external clock 
(Clk_Read) is used to shift the data from pixel to pixel. Each pixel has eight 
independent configuration bits (PCR, see section 2.3.2.3). Six of them are used for 
the fine threshold adjustment (three bits for each discriminator), one for masking 



























Analog Digital  
Figure 2.2. Medipix2 pixel schematic. In red the analog side and in blue the digital side. 
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2.3.1 Analog block of the pixel 
The Medipix2 CSA integrates and shapes the charge collected in the input 
pad, and compensates for the detector DC leakage currents. The CSA output 
voltage is DC connected to two identical input branches which form the energy 
window. Figure 2.3 shows the schematic of the analog side of the Medipix2 pixel. 
In red are highlighted the 10 global biasing 8-bit DACs (see section 2.4.1.1) used 
in the analog side. There are 5 current DACs (current is linear to the DAC settings) 
and 5 voltage DACs (output voltage is linear to the DAC settings). The analog 
power supplies (VDDA and VSSA) are split accordingly (in blue) for each biasing 
branch providing control of bottom-top column voltage drops (see section 2.3.3).  
The analog block area is 33 µm x 55 µm and contains 54 transistors. The 
total static power consumption of the pixel analog section at the default DAC 

































Figure 2.3. Analog schematic. In red are highlighted the 10 global biasing 8-bit DACs used in the analog 
side. In blue analog power supplies are split accordingly for each biasing branch.  
 
2.3.1.1 The Charge Sensitive Amplifier (CSA) 
The CSA is based in a scheme proposed in [KRU91] shown in Figure 2.4. 
This configuration integrates and shapes the input charge and compensates for 
positive or negative input DC leakage currents. One output of the PMOS 
differential pair is connected to the amplifier input: this first feedback is equivalent 
to a resistor of value Rf=2/gm1 in parallel with Cf. The current of the second 
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differential pair output (drain of Mlb) is integrated onto capacitor C and the 
resulting voltage controls the gate of the NMOS transistor M2. The action of this 
second feedback path is equivalent to an inductor connected in parallel with Cf and 
therefore the detector DC leakage current flows into M2 rather than into the 
equivalent feedback resistance Rf. The main advantage of this configuration is that 
since M2 can sink a total positive current, in hole collection mode, which is not 
limited by the value of the bias current Ikrum if equation 2.3 is satisfied, the 
leakage current of the detector may largely exceed the value of Ikrum without 
compromising the circuit operation. The same configuration compensates for 
negative DC leakage currents (in electron collection mode) up to Ikrum/2.   
Given the pixel power and area restrictions the CSA is also used as a shaper 
by properly tuning the Ikrum bias current and the compensation capacitance. This 
solution reduces considerably the pixel power consumption and the transistor count 
yielding a small pixel size of 55 µm square. In the other hand, the gain is not only 
sensitive to the feedback capacitance but also to variations of Ikrum and IPreamp. 
The DC preamplifier output voltage shift due to transistor matching, where 
baseline is set by M1a gate voltage (V_FBK), has to be properly studied since the 
CSA output voltage is DC coupled to the discriminator input (see section 2.3.1.3).  
The CSA output noise needs also to be studied carefully because no further shaping 
is used to reduce the bandwidth of the system. In the other hand is demonstrated by 
[KRU91] that in addition to improving the spatial resolution, increasing the 
segmentation (reducing the pixel size) yields a higher sensitivity (gain) and a lower 
noise for the same power dissipation or equivalently a lower power consumption 
for the same noise performance. This means that detector segmentation is a key 















Figure 2.4. CSA schematic. 
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The CSA preamplifier consists of a transconductance amplifier implemented 
with NMOS input transistors. This configuration minimizes the substrate coupling 
to the input transistors due to the good common mode rejection of differential 
amplifiers, and minimizes the thermal serial noise of the input transistors. With 
such architecture the input node DC voltage is set through the 8-bit global voltage 
DAC V_GND. The CSA baseline output is fixed by the 8-bit global voltage DAC 
V_FBK in order to maximize the dynamic range in both collection polarities.  
The small signal analysis shows that the CSA closed loop transfer function 

















⋅= π  (2.2) 
 
Where gdsIkrum/2 is the output conductance of the Ikrum/2 voltage controlled 
current source, C is the compensation capacitance (~1 pF), gm1 is transconductance 
of the feedback transistors (M1a and M1b), gm2 is the transconductance of 
transistor M2, Cf is the feedback capacitance (~ 8 fF), gm is the transconductance 
of the preamplifier, Cin is the input capacitance and Cl the output capacitance. 
These three poles and the zero define the closed loop transfer function of the CSA 
where p3 is the time constant of the CSA peaking time and p2 is the time constant 
of the return to baseline. The discharge time constant of the compensation 
capacitance C is defined by z1 and p1. To ensure a correct damping of the feedback 







C ⋅>  (2.3) 
  
This condition is satisfied because: first C, implemented as a PMOS gate 
capacitance of value ~1 pF, is much bigger than Cf, realized as a metal to metal 
capacitance of value 8 fF; and second the increase of the transconductance of M2 
(gm2) depends on positive DC detector leakage current, only hole collection mode, 
which limited to a small percentage of the feedback current (Ikrum) due to the 
small pixel size. Figure 2.5 shows the open loop response with a phase margin 
above 70°. Figure 2.6 shows the closed loop response of the CSA for different 
Ikrum biasing currents.  
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Phase Margin > 70°
 

























Figure 2.6. Closed loop transfer function simulation with Ikrum from 5 to 20 nA. 
 
The CSA output time response has been checked with a series of simulations 
in order to validate equations 2.1 and 2.2. The extracted parasitic capacitances of 
the front-end layout, which include the feedback an injection test capacitances, 
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have been added to the simulation. Figure 2.7 shows a typical CSA output pulse 
response simulation for an increasing injected charge for two different Ikrum bias 
settings. As shown in equation 2.2 the increase of the transconductance of the 
feedback transistors decreases the equivalent feedback resistance reducing the 






























































Figure 2.7.  CSA output voltage simulation response for both collection polarities to an equivalent injected 
input charge of 1, 2, 3 and 4 ke-. On the left Ikrum=15nA on the right Ikrum=5nA. Ipreamp= 750nA, 
























Figure 2.8. CSA output simulated gain versus Ikrum for both polarities. IPreamp=750 nA and Cin=40 fF. 
 
In pulse processing front-ends an important parameter is the maximum pulse 
frequency that the front-end can process without losses. Since the CSA output 
pulse is DC coupled to the discriminator input the CSA output must be completely 
restored to baseline before processing another incoming pulse correctly. Figure 2.9 
shows on the left the CSA output pulse width for an increasing input charge where 
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the plotted linear response is a consequence of the resistive behaviour of the 
feedback loop. The CSA output pulse width with an increasing Ikrum bias current 







































Figure 2.9. Two simulations of the CSA output pulse width. On the left increasing input charges show a 
linear response due to the resistive feedback loop (Ikrum =10 nA and IPreamp = 1 µA). On the right 
increasing  Ikrum bias settings show a shorter pulse width due to the faster return to baseline (IPreamp = 1 
µA and Qin = 10 ke-). 
The linearity of the CSA output, shown in Figure 2.10, is better than 99.9% 
with a 1.2 V range. The discriminator transconductance amplifier with NMOS 
input transistors has a common mode threshold ~600mV which limits the total 
front-end linear dynamic range to 0.6 to 1.5 V. At a nominal gain of 10.5 mV/ke- 
the dynamic range of the CSA for both collection modes is ~85 ke- if the full 900 
mV range is explored by setting the global DAC VFBK to 1.5 V in hole collection 






















CSA linear output range 0.3 to 1.5 V
Discriminator input range 0.6 to 2.2V
Total linear range 0.6 to 1.5V
 
Figure 2.10. Front-end linear range is 900 mV (0.6 to 1.5 V). This is composed from the CSA linear output 
range from 0.3 to 1.5 V with linearity above 99.9% and the discriminator input range from 0.6 to 2.2 V. 
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The noise performance of a two port network can be represented by two 
equivalent input noise generators: a series voltage source usually named as series 
noise, and a parallel current source usually named as parallel noise [CHA91].  
Figure 2.11 shows the noise voltage and current sources associated to the critical 
nodes of the Medipix2 CSA. The different transistor noise sources (i.e. channel 
thermal noise, flicker noise, bulk resistance thermal noise, and gate resistance 
thermal noise) for the CMOS technology used in the design have been already 



















Figure 2.11. CSA voltage and current sources of the critical nodes. 
 
The input series noise refers to the preamplifier input noise transistor and 



















   
Where k is the Boltzmann constant (k=1.38·10-23 J/K), T is the temperature 
in °K, n is the slope factor, γ varies from 1/2 to 2/3 from weak to strong inversion 
for an ideal device, gm is the preamplifier transconductance, α is a parameter close 
to 1, Ka is a technology dependent parameter which expresses the noise 
characteristic of the process (typical values for the 0.25 µm process used are 
between 0.5 and  4·10-27 C2/m2), W and L are the input transistor width and length, 
and Cox is the gate oxide capacitance per unit area. The first term of equation 2.4 
27 
represents the channel thermal noise and the second the flicker or 1/f noise. The 
contribution of the bulk resistance thermal noise and gate resistance thermal noise 
are not taken into account if special care is taken during layout [CHA91]. The 



















Where RF is the equivalent feedback loop resistance, q is the electron charge 
(q=1.6·10-19 C), and Idet is the detector leakage current. 
The total integrated rms noise at the CSA output is given by: 
 
Where 2)2( fjVoA π  is the total noise power spectrum at the output of the CSA 
which is calculated by the transfer function of all individual noise sources from the 
noise source to the output of the CSA. The Equivalent Noise Charge, ENC, can be 
calculated as the total integrated rms noise divided by the CSA amplitude output 
corresponding to an input charge of 1 electron. It can be calculated that the series 
thermal and flicker contributions to the ENC are proportional to: 
 
Therefore, the thermal and 1/f noise can be minimized using big input 
transistors in weak inversion (i.e. weak inversion is the transistor operating zone 
with higher gain or transconductance per unit of drain current), with smaller input 
capacitance (CT) which is an inherent feature in pixel detectors, and with slow 
shaping times (τ) (i.e. limited bandwith).  










This shows that the parallel ENC can be minimized for slow return to 
baseline (i.e. RF is inversely proportional to the Ikrum bias current) and low 
detector leakage current but is increased for slow shaping times.  
The CSA noise performance has been further studied with an analog 

























flicker noise sources. The CSA Equivalent Noise Charge is calculated as the 
simulated CSA total integrated rms output noise, as in equation 2.6, divided by the 
simulated output gain of the CSA for a known input charge. The simulated ENC 
has been studied for different CSA bias settings and input capacitances. The 
simulation netlist includes the extracted metal to metal parasitic capacitances 
including the feedback and injection test pulse capacitances.  
Figure 2.12 shows the ENC at different Ikrum and IPreamp settings. The 
simulated curves show the same trend depicted in equations 2.7 and 2.8 validating 
the methodology to estimate the ENC. The input capacitance is set to 40 fF which 
corresponds to the extracted metal to metal capacitance of the bump-bonding input 
pad. The ENC has been also simulated for different input capacitance as shown in 


















Figure 2.12. ENC calculation using an analog simulator for different Ikrum an IPreamp bias settings. In 




















Figure 2.13. ENC calculation using an analog simulator for an increasing input capacitance. The CSA is 
biased at default settings of Ikrum=10nA and IPreamp=750nA. The ENC slope is ~0.7e-/fF. 
 
Using the default DAC settings (i.e. Ikrum=10nA and IPreamp=750nA) the 
CSA performance is detailed in Table 2.1. 
Table 2.1. CSA performance summary table. All values given are simulations and they should be 
used as a trend. 
 
Figure 2.14 shows the final layout of one CSA. The total area is 55 µm x 16 
µm and contains 12 transistors with a maximum current consumption below 
800 nA in the default DAC settings. 
 
Preamplifier Gain ~10.5 mV/ke- [h+/e-] (see Figure 2.8)  
Peaking time 210  to 150 ns [IPreamp = 500 to 1000 nA]   
Dynamic Range ±85 ke- (Vfbk from 300mV to 1.5V) (see Figure 2.10) 
Linearity >99.9% (see Figure 2.10) 
Dead Time <0.6 µs if Qin<10 ke-(Ikrum=10 nA Figure 2.9) 
Leakage current 
compensation 
Electron collection: -10 to 0 nA/pixel  (-330 to 0 μA/cm2) 
Holes collection: 0 to ~20 nA/pixel (0 to ~660 μA/cm2)   
Output Noise ~95 e- rms 
Output mismatch  ~210 e- rms(see equation 2.14) 










The two discriminators shown in Figure 2.2 form an energy window. If the 
collected input charge falls inside the window, defined by the two discriminators, 
the counter will be incremented. As both discriminator branches are identical only 
one will be further studied.  
An 8-bit DAC sets a global threshold across the full pixel matrix 
independently in the discriminator. As shown in Figure 2.15 there are three main 
blocks: a transconductance amplifier (OTA), a 3-bit current DAC for threshold 
adjustment, and a zero-crossing discriminator circuitry (Zx) whose output is gated 












Figure 2.15. Discriminator block diagram 
 
The discriminator input stage is a transconductance amplifier (OTA) with 
NMOS input transistors. The operational input range is limited from 0.6 to 2.2 V. If 
the input common mode is below 600 mV the voltage controlled current source of 
the OTA is in deep triode region and the circuit is incapable of signal 
amplification.  In the operational input range the output current of the OTA can be 
approximated to: 
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OTATHINOTA gmNVVI ⋅−≅ )(  (2.9) 
Where gmNOTA is the transconductance of the NMOS input transistors. The 
output current is zero if the voltage input pulse, VIN (the CSA output), is at 
threshold, VTH. This means that when VFBK = VTH the discriminator operation 
point is “at the noise”. If VTH is higher than VIN the output current is negative and 
positive the contrary. The gain (gmNOTA) of this stage is controlled by IDisc (8-bit 
global current DAC).  
The zero-crossing current discriminator is based in a scheme proposed by 
[TRA92] modified to provide a gain stage whose bias current is controlled by 
ISetDisc (8-bit global current DAC) and with a current starved output to limit the 
pixel power consumption. The output of the discriminator, DiscOut, is low if 
VIN>VTH and high if VIN<VTH giving an output pulse width equal to the time the 
CSA output pulse has been over threshold. Since the CSA output pulse width is 
proportional to the input charge, as already seen in Figure 2.9, the discriminator 
output pulse width contains information of the collected input charge. Figure 2.16 
shows a typical full front-end response for both collection modes. With such an 
architecture the discriminator output pulse width is used by the DDL, described in 
section 2.3.2.1, to perform the energy window discrimination.  
Each discriminator branch has three independent selectable current sources 
used to minimize the pixel to pixel threshold variation due to local transistor 
mismatch (section 2.3.1.3) and power distribution voltage drops (section 2.3.3.1). 
The current generated by these sources is added at the OTA output current before 
the zero-crossing detector. By properly tuning these 3-bit DAC the pixel to pixel 









Figure 2.16. Preamplifier and discriminators simulation response to a ±1 ke- input charge. VFBK=1.1V and 
Ikrum=10nA 
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Figure 2.17 shows the final layout of one discriminator branch. The total 
area is 27.5 µm x 13.4 µm and contains 22 transistors with a maximum current 
consumption of  
IThsISetDiscIDiscITOTDisc ⋅++⋅≤ 72  (2.10) 
In the default DAC settings ITOTDisc is below 1.5 µA per branch. 
 
 
Figure 2.17. Layout of 1 discriminator branch. Total area is 27.5 µm x 13.4 µm and contains 22 transistors. 
 
2.3.1.3 Analog chain mismatch 
The sources of transistors mismatch between two identically laid out 
components can be either systematic and environmental effects or stochastic effects 
[ANE00]. The first class includes all the technological and geometrical effects 
(topography, metal coverage, packaging, etc) and can be solved by careful 
engineering during the layout phase. Transistors in a differential pair should for 
example be laid out close together in the same orientation, with the same metal 
coverage and with the same periphery. The second class of mismatch sources 
includes all the stochastic effects, such as dopant fluctuations, local mobility 
fluctuations, polysilicon gate granularity, oxide charges and interface states 






2σ  (2.11) 
Where W and L are the effective gate width and length and Ap is a constant 
which indicates the matching performance of the given technology. 
                                                     
1 The mismatch of a parameter P is caused by many single microscopical events of the 
given mismatch-generating process. The random mismatch amplitudes ∆P of the parameter 
P will therefore be normally distributed (Gaussian distribution). 
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The mismatch in the gate voltage of two transistors of a differential pair 











I  (2.12) 
Where σVth is the threshold voltage matching and σβ is the current factor 











βσ  (2.13) 
The parameter Avth [V·m] represents the quadratic sum effects of doping 
fluctuations and interface charge2, and the parameter Aβ [%·m] indicates the 
current factor performance due to the mobility and oxide capacitance fluctuations 
of the technology3.  
The total mismatch of the front-end chain is found by translating the gate 
voltage mismatch, from equation 2.12, of the critical nodes as a mismatch current 
at the output of the discriminator OTA. In order to compensate the front-end 
mismatch in the full matrix the 3-bit threshold adjustment current is added at the 
OTA discriminator output node. The output voltage mismatch at the output of the 




















⎛+=   [V] (2.14) 
Where σFB, σIK2 and σIK are the total gate voltage mismatches for the PMOS 
feed-back, the Ikrum/2 current source, and the Ikrum current source of the CSA 
(see Figure 2.4). The total voltage mismatch at the output at the default DAC 
biasing settings is σPREAMP = 2.2 mV rms which corresponds to ~210 e- rms with 
10.5 mV/ke- gain. 
The total output current mismatch at the output of the discriminator OTA is 
( ) ( ) ( )222 2 OTAPOTAOTANOTAPREAMPOTAIOTA gmPgmNgmN σσσσ ⋅+⋅⋅+⋅=   [A] (2.15) 
Where σOTAN and σOTAP are the total gate voltage mismatches for the NMOS 
and PMOS differential pair of the discriminator OTA.  The total current mismatch 
at the output of the OTA is σOTA= 28 nA rms which is less than 5% of the total 
output current of the OTA. In order to properly equalize the pixel to pixel 
variations the 3-bit current DAC dynamic range should cover completely the OTA 
output mismatch range. The total current range due to mismatch, assuming a 
Gaussian distribution, is ±3·σOTA which corresponds to ~168 nA. This value sets 
the LSB of the pixel adjustment DAC to be ~20nA to fully compensate the 
                                                     
2 The parameter Avth has been measured for the 0.25 µm CMOS technology used in the 
design of 4 mV·µm por NMOS transistors and 3.7 mV·µm por PMOS transistors. 
3 The parameter Aβ has been measured to be around 2 %·µm (from 1 to 3) for many 
different process [TUI98]. 
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mismatch introduced in the front-end chain. The LSB can be tuned using the global 
8-bit current DAC THS between 0 and 50 nA. 
 
2.3.2 Digital block of the pixel 
Figure 2.18 shows schematic diagram of the digital block of the pixel. The 
two analog outputs from the discriminators are buffered at the input of the DDL 
(see section 2.3.2.1). The DDL is an asynchronous logic that uses the time-over-
threshold pulse from the two discriminator branches to generate an output pulse if 
the detected input charge is inside the energy window defined by the global DACs 
THH and THL. The output of the DDL is used as clock to increment the counter in 
the Shift Register Counter block (SR/C, see section 2.3.2.2) if the global Shutter is 
opened. The SR/C behaves as 13-bit shift register when the Shutter is closed and as 
13-bit pseudo-random counter with a dynamic range up to 8001 counts when the 
Shutter is closed. In shift register configuration the SR/C block uses a global clock 
(Clk_Read) to shift the data from the previous pixel to the next pixel. When Conf is 
active the pixel configuration register (PCR) is loaded by latching 8 bits of the shift 
register into a static on-pixel memory (see section 2.3.2.3), otherwise the pixel 















Figure 2.18. Digital section schematic. The global control lines are in red. 
 
Given the small pixel size all the transistors (NMOS and PMOS) used in the 
digital section are minimum size. This choice produces unbalanced rise and fall 
times due to the difference of channel mobility between NMOS and PMOS 
transistors4. Special care has been put in the design of the digital block to avoid 
problems induced by this timing difference. On the other hand having slower rise 
times limits the total digital power consumption. The digital section has its own 
power supply (VDD, VSS and VDDWELL) to maximize the power supply 
rejection ratio (PSRR) towards the analog side.  
                                                     
4 In the selected 0.25 µm CMOS technology the NMOS channel mobility is ~3 times higher 
than for a PMOS transistor. This means that in a digital CMOS logic rise times are ~3 times 
slower than fall times. 
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Figure 2.19 shows the layout of the digital section of the pixel cell. The total 





Figure 2.19. The layout of the pixel digital side. 
 
2.3.2.1 Double Discrimination Logic 
The DDL schematic is shown in Figure 2.20. The DDL is an asynchronous 
logic that uses the time-over-threshold pulse (Hit) from the two discriminator 
branches to generate and output pulse if the input charge is either inside the energy 
window defined by THH-THL (if THH > THL) or when the input charge is above 
the low threshold (if THH < THL). The global Polarity signal is used to multiplex 
the discriminator output pulses into the right polarity depending in the collection 































Figure 2.20. DDL schematic. The global line is displayed in red. 
 
There are two main working modes depending on the Polarity signal and the 
THL and THH settings: 
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• Energy window mode: In this mode the THL and THH global 
thresholds form a window of discrimination and only the pulses falling 
inside it will be counted. At the end of the THL discrimination pulse an 
incrementing width controlled pulse is generated.  
• Single mode: Setting the THH threshold lower than the THL sets the 
window discriminator in single threshold mode.  
 
Table 2.2 summarizes all the above working modes. In Figure 2.21 shows a 
simulation in energy window mode and in fast single mode. 
Table 2.2. DDL working modes 
 
The output pulse width is controlled by a current starving circuit which is set 
through the 8-bit current global DAC IDelayN.  In the example of Figure 2.21 the 
IDelayN is set to 50 nA which corresponds to an output width of ~300 ns. The 
front-end pulse processing time before pile-up can be approximated as the CSA 
output pulse width,  below 0.6 µs if Qin < 10 ke- in Table 2.1, plus the ~300 ns 
counting pulse width. The front-end dead time is less than 1 µs if the input charge 



























Figure 2.21. Simulation example of two working modes of the DDL. Left: Energy window discrimination 
mode (1 count). Right: Single Discrimination mode (2 counts). The output pulse width is ~300 ns 
(IDelay=50 nA). 
Shutter Polarity Threshold Working mode 
OFF X X OFF 
ON LOW ( e-) THH>THL Energy window mode 
ON LOW ( e-) THH<THL Single mode 
ON HIGH (h+) THH>THL Energy window mode 
ON HIGH (h+) THH<THL Single mode 
37 
2.3.2.2 Shift Register and Counter (SR/C) 
The Medipix2 SR/C schematic is shown in Figure 2.22 and contains: a 13-bit 
shift register made out of thirteen master-slave minimum size D flip-flops (see 
Figure 2.23), a 2-bit exclusive-OR, and a simple multiplexing logic controlled with 
the global Shutter signal. The global Shutter signal controls the behaviour of the 
logic: 
  
• Counter (Shutter opened): In counting mode the system works as a 
linear feedback shift register with one 2-bit XOR tap between bits 13 
and 10. With such configuration the maximum dynamic range is 8001 
counts. In order to get to the full scale of a 13-bit counter (8192 counts) 
it is necessary to use with this scheme one 4-bit XOR [GEO01] which is 
too big to implement in such small available area. To avoid the lock 
state, when all bits in the counter are low, the shift register should be set 
to High before starting any counting operation using a RESET MATRIX 
command (see Table 2.7). The read out process resets automatically the 
counters, and therefore, no reset is needed. 
• Shift Register (Shutter closed): In this mode the SR/C behaves as a 
shift register to either read out the pixel matrix (after an acquisition) or 
to set the 8-bit PCR when Conf is active. In this mode all the pixels of 
one column form a 3328-bit shift register with a common clock 
(Clk_Read) generated in the periphery of the chip (see section 2.4.2.3). 
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Figure 2.23. The layout of one DFF. Each cell contains 22 minimum-sized transistors. 
  
2.3.2.3 Pixel Configuration Register (PCR) 
The Pixel Configuration Register is a 8-bit static memory which stores the 
pixel information. This register stores the 3 bit low threshold equalization, the 3 bit 
high threshold equalization, one mask bit and one test bit. Each register cell is 
realized with static logic, which means that the data stored is kept until new data is 
loaded or the chip is powered off. After chip power up the PCR has to be loaded to 
ensure correct pixel operation. Table 2.3 shows the PCR bit functionality. The PCR 
data is latched from the pixel shift register at the falling edge of Conf signal. Figure 
2.24 shows the bit tapping on the 13-bit shift register which are latched into the 
PCR. 












































Figure 2.24. PCR is formed by latching 8-bit of the 13-bit shift register. 
 
 
1: off 3-Bit Low threshold adjust (Bit0L (LSB), Bit1L and Bit2L) 0: on 
1: off 3-Bit High threshold adjust (Bit0H (LSB), Bit1H and Bit2H) 0: on 
1: Test bit off Test_Bit: Enables the external testing of the pixel 0: Test bit on 
1: Unmasked Mask_Bit: Masks out the pixel cell 0: Masked 
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2.3.3 Pixel power distribution strategy 
The Medipix2 bond pads are placed only at the bottom side of the chip to 
allow tiling of several chips at the three bond-free edges with a minimal loss of 
sensitive area. As all the analog and digital power supplies are placed at one edge 
of Medipix2 the power distribution strategy has to be carefully studied. Top-down 
non-uniformities can appear if proper solutions are not foreseen in the analog and 
digital part of each pixel. In the analog side power consumption is static which 
means that current is continuous, while in the digital side the power supply is 
dynamic5 which means that current only flows when there is a logic change. 
 
2.3.3.1 Analog pixel power distribution 
On the analog side six voltage controlled current sources are used to bias the 
front end (CSA and discriminators). Each current source needs a stable reference 
voltage (VGS) to generate a stable output current. These reference voltages are 
made of the difference between one global DAC output as gate voltage, and a 
power supply as source voltage (either VDDA or VSSA depending on the target 
transistor). In order to uniformly generate the same biasing currents in all pixels the 
power supplies for each critical branch has been split at the column level. All the 
pixels of the same column share the same power connections for each critical 
branch. By doing this the problem for each critical branch and column is isolated 
and the worst case power distribution can be seen as a series of 256 pixel 
resistances (Rpix) with a constant current source as seen in Figure 2.25. The 
resistance of each pixel depends on the CMOS technology metal resistance (Rsquare) 
and the metal line width: 
   
squarepix RMetalWidth








Figure 2.25. Power distribution schematic of one column and one critical branch 
 
With such arrangement the worst case is the voltage drop seen by the pixel at 
the top of the column compared with the pixel at the bottom. This can be calculated 
as the following quadratic sum: 
 
                                                     
5 If transistors leakage current are not taken into account. 
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In Figure 2.26 is shown the worst case power supply voltage drop for a pixel 
at the top of the column with different metal widths and biasing pixel currents.  





















Figure 2.26. Worst case power supply voltage drop for a pixel at the top of the column for different metal 
widths and pixel biasing currents. 
 
Each critical branch has its own power (VDDA) and ground (VSSA) laid out 
depending on the biasing current and the respective power voltage drops achieved 
are shown in Table 2.4. The preamplifier and discriminator power lines have the 
worst voltage drops due to the high currents they have to drive. In the discriminator 
there is a known top down non-uniformity that is corrected with the on-pixel 
equalization DAC. 
  
Power line Nominal Current Voltage drop [mV] Metal width [µm] 
Vdda_Preamp 750 nA 61 1.88 (M4) 
Vssa_Preamp 750 nA 20 5.64( M4) 
Vdda_Ikrum 15 nA 4.5 0.48 (M4) 
Vssa_Ikrum 15 nA 2.2 1( M5) 
Vdda_Disc 3 µA 71 6 (M4) 
Vssa_Disc 3 µA 40 10.68 (M5) 
Vdda_THS 350 nA 4 13.3 (M4+M5) 
Vssa_SetDisc 400 nA 9.5 6 (M5) 
Table 2.4. Metal widths for the different static power supplies of the analog side.  
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The analog side has also independent biasing for PMOS transistor wells 
(VDDAWELL) to decouple as much as possible analog to digital, and a full P+ 
guard-ring all around the analog side.  
 
2.3.3.2 Digital pixel power distribution 
All the pixels of the same column share the same power (VDD) and ground 
(VSS) digital nets. VDD is 12.2 µm wide with a column resistance of 92 Ω and 
VSS is 10.2 µm wide with a column resistance of 109 Ω. At the top of the columns 
the digital power supplies are connected to a common 10 µm wide metal line to 
uniformly distribute the digital power horizontally.   
 
2.3.4 Pixel Layout 
In Figure 2.27 the layout of the pixel cell is shown where the most important 
blocks are indicated. The octagonal bump bond opening, with a diameter of 20 µm, 
is placed on top of the analog side and is the input node of the CSA using the top 
metal.  
The pixel layout uses 6 metal layers:  
 
• Metal 1-2 are used for local routing inside the pixel  
• Metal 3 is mainly used for the global routing: analog column biasing and 
digital control lines. 
• Metal 4-5 are used for the analog/digital power distribution 
• Metal 6 is used for the bump-bonding connection.  
 
The injection and feedback capacitances of the CSA are realized as metal-to-
metal parasitic capacitors and are laid out as a “sandwich structure” between metal 
layers 1, 2 and 3. This structure gives a sufficient capacitance density while 
minimizing the input capacitance and coupling to neighbouring lines. The 
preamplifier compensation capacity (C in Figure 2.4) is realized as two PMOS gate 










Figure 2.27. Medipix2 layout. 1) Preamplifier; 2) High Threshold Discriminator; 3) Low Threshold 
Discriminator; 4) 8-bit Pixel Configuration Register; 5) DDL; 6) SR/C (13-bit shift register and logic). 
2.4 MEDIPIX2 PERIPHERY 
The Medipix2 periphery is used to provide the analog biasing and generate 
the digital control signals to the pixel matrix. Figure 2.28 shows and schematic 
floor plan of the Medipix2 periphery. The different colour indicates the power 
supply each periphery block is attached to: Analog (blue), Digital (green) and 
LVDS (pink). The periphery width dimension is 14111 µm which is basically 
defined by the pixel matrix width (256x55=14080 µm). The height is mainly 
limited by the sensor non-sensitive guard-ring area needed to provide a uniform 
electrical field on the detector side (typically ~500 µm), and to provide enough 














































Figure 2.28. The Medipix2 periphery floor plan. On blue the periphery blocks and IO lines using the analog 
power supply, on green the blocks and IO lines using digital power supply and on purple the blocks and IO 
lines using LVDS power supply. 
 
For further study the periphery has been divided into the analog periphery 
block (powered by VDDA) which contains the DACs and the Analog IO Bus, and 
a digital periphery block that groups all the blocks powered by the supplies VDD 
and VDDLVDS which contains the LVDS drivers and receivers, the IO logic, the 
End-of-Column Logic and the 32-bit CMOS output buffers. 
2.4.1 Analog Periphery 
The Medipix2 analog periphery includes the 13 8-bit DACs, injection test 
pulse bus architecture, and some IO analog buffers. For simplicity the same analog 
bufferes used for the internal buffering of the injection test pulse are used at the 
bond pad for buffering data into or out of the chip.   
2.4.1.1 DACs 
There are 13 8-bit DACs included in the chip. Their role is to provide bias 
(voltages and currents) to the analogue and digital circuitry within the pixel cells. 
The DAC register is written via the LVDS serial port. All the DACs use the same 
binary weighted current architecture (see Figure 2.29 for schematic and Figure 2.30 
for the layout). Two external supplies are used to generate the reference current for 
the DAC LSB (VDDA and DACbias). To avoid nonlinearity errors in the DAC due 
to transistor parameter gradients on the chip (mismatch), attention was paid to 
having the same centre of gravity for the current sources of all the bits. The output 
stage of each DAC has been tuned so that it provides a sensible nominal setting 
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following a chip Reset (the digital setting of each DAC after reset is its mid range 








Figure 2.29. Binary weighted architecture implemented in the Medipix2 DACs. 
 
The 13 Medipix2 DACs are listed in Table 2.5. All the DACs can be 
programmed independently by selecting an 8-bit code. The output range covers 
from the low 8-bit code (00h) to the high 8-bit code (FFh). The DAC code is used to 
select one of the Medipix2 DACs. Moreover one can and either monitor the output 
voltage of a selected DAC through the DACOut output pin or impose an external 
DAC value for the selected DAC through the ExtDAC input pin. To maximize the 
CSA output voltage dynamic range the threshold DACs (VTHL and V_THH) 
outputs are controlled by the Polarity input signal. 
Each of the DAC output gate voltages is directly connected to one of the 
target transistor gates. The advantage of this approach is to provide a better 
mismatch and stability due to the large capacitance seen at the DAC output. The 
disadvantage is that any broken gate in the pixel array will make the chip non-
operational limiting the yield performance.    
 DAC NAME Type DAC CODE Polarity Range 
Preamp I 0011 L,H 0-1.4 µA 
Ikrum I 0111 L.H 0-30 nA 
L 0.4-0.85 V FBK V 1010 H 1.3-1.9 V 
CSA 
GND V 1101 L,H 0.9-1.3 V 
Disc I 0010 L,H 0-1.67 µA 
THS I 0101 L,H 0-51.8 nA 
SetDisc I 0100 L,H 0-400 nA 
L 0.6-0.85 V THL V 1011 H 1.2-1.6 V 




THH V 1100 H 1.2-1.6 V 
DDL DelayN I 0001 L,H 0-50 nA 
Analog Buff Abuffer V 1110 L,H 0.7-1.1V 
LVDStx I 0110 L,H 0-580  μA  
LVDS Driver RefLVDStx V 1001 L,H 0-1.1 V 
Table 2.5. Medipix2 DACs 
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Figure 2.30 shows the layout of a Medipix2 8-bit DAC. All the DACs have 






Figure 2.30. Layout of a Medipix2 8-bit DAC 
2.4.1.2 Injection test pulse 
Each pixel contains an 8 fF injection capacitance connected in series with 
the CSA input (see Figure 2.2) to allow each pixel to be tested using an external 
voltage pulse. To simulate a charge injection from the detector a test pulse of 
known amplitude is stepped onto the injection capacitance Ctest, which acts as a 
differentiator injecting into the preamplifier an equivalent charge of 
Where αBUF is the gain of the injection test pulse buffers (~0.825), VTP is the 
injection test pulse voltage amplitude (0.8 to 2.2 V), CTEST is the on-pixel injection 
test capacitance (~8 fF), and q is the electron charge (1.6·10-19). At the bottom of 
every pixel column and at the TESTPUSLE bond pad two analog buffers are use to 
cope with the large capacitance and stray resistance of the internal electrical 
connections. These two buffers limit the maximum input test charge due to their 




⋅⋅= α      [e-] (2.18) 
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the input voltage step should be similar than the collection time of a charge 
collected in the detector in order to stimulate properly the front end chain. 
2.4.2 Digital Periphery 
The digital periphery is shown in Figure 2.28 and contains the LVDS 
receivers and drivers, the IO logic, the End-of-Column logic, the DAC registers 
and the synchronization output logic. Depending on the state of the CMOS input 
control lines (Reset, Shutter, P_S, M0 and M1 and the LVDS signal Enable_IN), 
the pixel matrix can be either written or read out and the DAC digital codes can be 
loaded. The data loading (matrix Reset, matrix PCR and DAC loading) is always 
done serially through the LVDS serial link. The read out can be either done serially 
through the LVDS link or in parallel through a 32-bit CMOS parallel bus 
(selectable via P_S bond pad). The design target read out clock frequency is 
100 MHz. With this clock frequency the pixel matrix should be written or read out 
in less than 9 ms using the serial LVDS port and in less than 300 µs using the 
parallel port.  
The digital blocks of the periphery use a full custom digital library which 
fully exploits the 6 metal layers available in the 0.25 µm CMOS technology 
achieving a high gate density needed at the end-of-column logic due to the 55 µm 
pixel pitch. The digital library has been fully designed and characterized using an 
analog simulator (HSPICE) and later verified with the digital simulator 
(VERILOG). The Medipix2 digital library contains the following cells: 
INVERTER, NAND, NOR, MUX2, SWITCH2, DFF, DFFSR, DFFS, DFFR and 
different buffer sizes. Figure 2.31 shows one full custom designed Set-Reset D flip 






Figure 2.31. One Set-Reset flip flop from the Medipix2 digital library. 
2.4.2.1 LVDS Driver and Receiver  
The LVDS (Low Voltage Differential Signaling) is a low swing differential 
technology which allows single channel data transmission at very high speeds. 
LVDS delivers high data rates while consuming significantly less power than other 
technologies. In addition, it brings many other benefits, which include: 
 
• Low-voltage power supply compatibility 
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• Low noise generation 
• High noise rejection 
• Robust transmission signals 
• Ability to be integrated at chip system level  
 
Medipix2 uses the LVDS receivers and drivers for the serial communication 
link. The drivers and receivers use independent power supplies (VDDLVDS and 
VSSLVDS) to minimize the digital high frequency noise coupling to other parts of 
the chip. Table 2.6 shows the main characteristics of this technology and Figure 
2.32 shows a schematic of the LVDS driver and receiver and the expected data rate 
versus cable length. 
 
Parameter Description Min Max Units 
VOD Differential Output Voltage 247 454 mV 
VOS Offset Voltage 1.125 1.375 V 
∆VOD |Change in VOD |  50 |mV| 
∆VOS |Change in VOS |  50 |mV| 
ISC |Short Circuit Current|  24 |mA| 
tr/tf Output Rise/Fall Times (>200 Mbps) 0.26 1.5 ns 
Table 2.6. LVDS characteristics [NAT98]. 
 
 
Figure 2.32. On the left: simplified diagram of LVDS Driver and receiver connected via 100Ω differential 
impedance media. On the right: LVDS data rate vs Cable Length in meters [NAT98]. 
 
As shown in Figure 2.28 the LVDS receivers are placed at the bottom left 
corner of the chip and the LVDS drivers are placed in the bottom right corner of 
the chip. The position of the LVDS drivers and receivers in the chip allows a daisy 
chain connection between different chips minimizing the dead area between them 
(see section 2.5).  
There are three LVDS pairs at the input and output of the chip:  
 
• Fclock_In: Is the master clock for all the chip IO operations.  
• Fclock_Out:  Given the internal delay of Fclock_In (typically ~6ns) the 
Fclock_Out is used to synchronize the Data_Out. 
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• Data_In and Data_Out: Medipix2 samples Data_In at the Fclock_In 
rising edge and sets Data_Out at the rising edge of Fclock_Out. 
• Enable_In and Enable_Out: When Enable_In goes down the selected 
command is started, when Enable_Out goes down the selected command 
is finished. 
 
The LVDS receivers are based in a self-biased rail to rail differential 
amplifier scheme with CMOS buffered outputs. 100 Ω P+ diffusion resistances are 
included on-chip at each receiver input. The LVDS drivers use a typical bridge 
switched topology with four zero-VT NMOS transistors. The bias current is 
controlled through the 8-bit current DAC I_LVDStx while the output common 
mode is set by the 8-bit voltage DAC V_RefLVDStx. Figure 2.33 shows the layout 








Figure 2.33. On the left one LVDS receiver with the 100 Ω P+ diffusion. On the right the layout of one 
LVDS driver. The receivers are placed at the bottom left corner of Medipix2 while the LVDS drivers are 
placed at the bottom right corner of Medipix2. 
2.4.2.2 Medipix2 IO Logic 
The chip is controlled by means of the CMOS input signals: Reset, Shutter, 
P_S, M0 and M1 and the LVDS signal Enable_IN. Table 2.7 summarizes the 
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different operation modes of the Medipix2 chip depending on the control signals. 
The logic is designed using the full custom Medipix2 digital cell library.  
Table 2.7.  Medipix2 operation modes. 
 
A schematic view of the IO logic is shown in Figure 2.34. The IO Decoder is 
a simple combinatorial logic which translates the control lines into the chip 
generating the appropriate internal signals used by the Post Counter Logic and the 
End-of-Column Logic. The IO logic matrix commands see the pixel matrix as 
memory bank of 851968 bits formed by 256 columns and 3328 rows of bits. The 
logic has one binary column counter (up to 256) used as readout clock of the pixel 
matrix (Clk_Read, see Figure 2.18) and one binary row counter (up to 3328 
counts), clocked by the output of the column counter, used to indicate the end of 
operation (Enable_Out low) in write matrix, reset matrix and read matrix 
commands. The same logic is used to load the DAC binary input stream where the 
output of the column counter indicates the end of operation. Figure 2.35 shows the 
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Figure 2.34. The IO Logic schematic. 
 
At chip Reset the LVDS Drivers are not active, the IO control logic is reset 
to the initial condition, all DACS are set to the mid-range value and the 32-bit 
DOUT bus is in high impedance. 
M0 M1 Enable_IN P_S Shutter Reset Operation 
X X X X X 0 General reset of the chip 
X X X X 0 1 Acquisition 
0 0 0 0 1 1 Read out the matrix  (Serial) 
0 0 0 1 1 1 Read out the matrix  (Parallel) 
0 1 0 X 1 1 Write the matrix PCR 
1 0 0 X 1 1 Write DAC registers 
1 1 X X 1 1 Reset the matrix 









Figure 2.35. The Medipix2 IO Logic. 1)IO Decoder; 2)Post counter logic; 3) 256 binary column counter; 4) 
3328 binary row counter. 
2.4.2.3 End-of-Column Logic (EoC) 
The End-of-Column logic provides the link between the pixel matrix and the 
periphery. The EoC includes sequential logic composed of a flip-flop with control 
logic (EoC in Figure 2.36) and a digital buffer block (Buffer in Figure 2.36) which 
is used because of the stray resistance and parasitic capacitance of the metal lines 
that bring the global control signals to the matrix. Clk_Read, Conf and Shutter are 
global signals to the whole pixel matrix while Data_to_matrix and 
Data_from_matrix are column specific. There is an EoC block at the end of each 
pixel column, therefore there are 256 EoC blocks with a pitch of 55 µm. The flip 
flops form a 256-bit EoC shift register.   
The selected operation mode (see Table 2.7) determines whether data is 
loaded to the matrix (through Data_to_matrix) or read out of the matrix (through 
Data_from_Matrix). The Clk_Read frequency is 256 times slower than the 
Fclock_In when data is transferred serially, and 8 times slower when either 
resetting or reading out the matrix in parallel. While reading out in parallel the 256 
EoC column blocks are split into 32 subsections of 8 columns width where each 
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Figure 2.37. End-of-Column logic layout. The image is rotated for printing purposes. The width of the EoC 
is 34 µm to cope with the high density pitch column pitch. 
2.5 TILING OF LARGE AREAS 
The ability to tile large areas has been a design priority. Allocating the chip 
periphery to the bottom of the chip and fully using the 6 metal layers available in 
the CMOS technology the non sensitive area in the left, right and top edges of the 
chip is reduced to less than 60 µm (see Figure 2.38). By dicing as close as possible 
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to the chip edges it is possible to build multi-chip structures by placing N chips 
















Figure 2.38. Distances from the last active pixels to the edge of the chip. The passivation openings are 
octagons of 20 µm long. 
 
The chips can be daisy chained through the LVDS serial link by connecting 
Enable_Out, Data_Out and Fclock_Out of one chip to Enable_In, Data_In and 
Fclock_In of the next chip in the chain (see Figure 2.39). With such a scheme the 
same readout system can be used for one single chip or any multi-chip daisy 

















Figure 2.39. Schematic of two Medipix2 chips connected in daisy chain. 
2.6 SUMMARY 
The motivations and requirements for the Medipix2 design have been 
presented and the solutions chosen have been detailed and explained.  
The Medipix2 has 65536 pixels of 55 µm x 55µm. Each pixel has a CSA 
whose output is DC coupled to two identical discriminator branches that form an 
energy window discriminator. The total analog power consumption per pixel is less 
than 8 µW. The digital part of the pixel contains an 8-bit register, the energy 
window discrimination stage and a 13-bit counter.  
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The Medipix2 periphery contains 117 IO pads, 13 8-bit DACs, LVDS 
drivers/receivers and the combinatorial and sequential logic for either reading from 
or writing to the chip. The chip can be daisy chained to form large multi-chip 
structures. A full custom digital library has been developed to fully exploit the 6 
metal interconnecting layers available in the submicron technology used. 
Moreover, the design was heavily constrained by the need to bring all I/O and 
power lines from one edge of the chip. 
In the next chapter the chip is electrically characterized using the injection 
test pulse and after bump bonding to a detector the X-ray imaging capabilities of 




3 MEDIPIX2 MEASUREMENTS AND CALIBRATION 
In this chapter the electrical characterization (section 3.3) and first X-ray 
images (section 3.5) of the Medipix2 chip bump bonded to a detector are presented. 
Section 3.1 gives an overview of the different chip carriers, readout boards and 
software available. Wafer probing (section 3.2) allows to select good dies before 
bump-bonding (section 3.4) to a detector. Section 3.6 studies the effects of 
radiation on the chip.  
3.1 MEDIPIX2 READOUT SYSTEMS 
Several readout systems have been developed since the Medipix2 chip 
became available in 2002. As an exercise of completeness the Medipix2 
collaboration common readout systems are briefly explained. 
3.1.1 Medipix2 chipboards and probe card 
The Medipix2 probe card (see Figure 3.1) is used for wafer probing that 
classifies the chips according to their performances prior the assembling of the 
detector though bump bonding. Only good chips will be mounted to sensors 
reducing the cost of flip-chip assembling. The probe card is also used to 
characterize the Medipix2 assemblies before mounting to the chipboard. The probe 
card is coupled through a 68-pin VHDCI6 connector to either the Muros2 or the 
MedipixUSB serial readout systems (see 3.1.2). The board contains decoupling 
capacitance for the three power supplies (VDDA, VDD and VDDLVDS) and an 
analog multiplexer (MAX4634) used to generate the injection test pulse. 
 
 
Figure 3.1 The Medipix2 probe card. The central hole is bigger than the Medipix2 sensitive for the test of the 
assemblies with x-ray sources.  
 
The Medipix2 CERN single chipboard is shown in Figure 3.2. The board 
schematic is identical to the probe card but adds a LEMO connector and a low pass 
filter used to provide a bias voltage for the detector. The Medipix2 is directly glued 
                                                     
6 Very High Density Cable Interconnect 
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to the ground plane and connected to the chipboard through 25 µm thick 
aluminium wires using ultrasonic wedge bonding. 
 
 
Figure 3.2. Medipix2 CERN single chipboard coupled with the VHDCI cable. A naked Medipix2 chip is 
mounted on the PCB. 
 
The Medipix2 octet board has been designed at Nikhef [FOR03]. This board 
can fit up to 8 chips in a 4x2 module. The card can be connected to the same 
readout systems as for the single chip chipboards (Muros2.1 and Medipix USB) 
using the daisy chain serial link. Figure 3.3 shows a picture of this board which has 
been used extensively in the measurements reported in Paper VII.  
A more compact board has been recently developed by the same group at 
Nikhef to fit only a 2x2 multi-chip (Medipix2 quad) with the same readout 
schematic as for the octet board but minimizing the non-sensitive PCB areas as 
shown in Figure 3.4. 
 
 
Figure 3.3. The Medipix2 NIKHEF octet board [FOR03] can hold up to 8 chips. In the image a Medipix2 




Figure 3.4. The Medipix2 NIKHEF quad board with a mounted Medipix2 quad. 
3.1.2 Readout hardware 
Even though there are several readout systems for the Medipix2 the Muros2 
[SAN03] and the MedipixUSB [VYK06] are the Medipix2 collaboration official 
readout boards. Other readout boards are briefly overviewed in section 3.1.4. Both 
boards have been used throughout the different measurements reported in Paper II-
X.  
The Muros2 readout system acts as an interface between any Medipix2 
chipboard (see section 3.1.1) and a commercial data acquisition system (National 
Instruments PCI-6533). The readout clock can be easily tuned from 30 to 200 MHz 
and can perform real-time acquisition at a maximum frame rate of ~30 Hz. The 
Muros2.1 is a second generation board that includes the possibility of using an 
internal power supply. The Muros2.1 is compatible with Medipix2 (see Paper I, 
chapter 2), Mpix2MXR20 (see chapter 4) and Timepix (see chapter 5) chips. It can 
be controlled either by the Pixelman or the Medisoft readout software (see 3.1.3).  
A photo of the system is shown in Figure 3.5. 
The MedipixUSB readout system is an interface between any Medipix2 
chipboard (see section 3.1.1) and a PC through a USB1.1 connection. The readout 
clock is limited to 20 MHz and it can perform real-time acquisition at a maximum 
frame rate of ~5 Hz. The full system with one single chip can be powered through 
the 5 V 500 mA USB port allowing a high degree of portability. If multi-chip cards 
are used an external 5 V power supply is needed. The detector bias voltage supply 
up to 100V is internally generated and can be remotely controlled. The readout 
system is compatible with the Medipix2 and Mpix2MXR20 chips. It is controlled 
via the Pixelman software. A photo of a MedipixUSB system connected to the 
Medipix2 single chip is shown in Figure 3.6. More detailed information can be 
found in [UTE07a]. 
The main common features of both readout systems are: 
 
• On board power regulator. 
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• Generation of a stable calibration test pulse through software 
programmable DACs. 
• On board 14-bit ADC for the Medipix2 DAC monitoring. 
• Generation of the Medipix2 control commands as described in Table 2.7.  
 
 
Figure 3.5. The Muros2.1 system. 
 
 
Figure 3.6. The MedipixUSB system connected to a Medipix2 CERN single chipboard [VYK06]. 
 
3.1.3 Readout software 
Two software programs are available for readout of the chip: the 
Medisoft4.0 developed at the University of Napoli (Italy) [MAI03] and the 
Pixelman software developed at the IEAP/UTEF (Prague, The Czech Republic) 
[HOL06].  
The Medisoft program can operate with the Medipix2 single chip and the 
Medipix2 quad with the Muros2 readout system. The Pixelman can operate with all 
the single chip or multi-chip structures versions (Medipix2, Mpix2MXR20 and 
Timepix) connected to any of the readout boards. It is also possible to run the 
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various readout systems on the same PC simultaneously. More information about 
the Pixelman software can be found in [UTE07b].  
3.1.4 Other Medipix2 readout developments 
There are several other developments tailored to specific applications which 
demand either the fast readout (through the parallel bus) and/or the tiling of large 
areas.  
The PRIAM board (ESRF, Grenoble-FR): An ultra fast readout system 
which uses the parallel bus is able to readout up to 5 chips simultaneously. This 
development is targeted for synchrotron applications [PON07] and adaptative 
optics for ground based telescopes [MIK06]. This system is reported to readout 
continuous frames from one chip at 1.4 kHz with an exposure time of 400 µs (44% 
of dead time). 
The Dear-Mamma project (IFAE, Barcelona-ES): A first demonstrator of a 
digital X-ray mammographic system has been built based on parallel readout 
[CHM06]. The readout system reports a measured frame rate of 500 Hz. 
Some INFN groups (Cagliari, Napoli, Bologna, Pisa and Rome, IT) are 
currently developing an optical link based readout system for the Medipix2 quad 
with a target frame rate of 25 Hz aimed at fast computed tomography scanning 
[MAR07]. 
3.2 WAFER PROBING 
Wafer probing is the process of electrically testing each die on a wafer.  A 
wafer is placed on a probe station and chips are tested by sequentially connecting a 
set of precision point needles on designated probe pads on a die (probe card, 
section 3.1.1). The Medipix2 probe station is connected via one VHDCI cable to a 
Muros2 readout board using Medisoft or Pixelman software.  
The needles provide the electrical contacts needed to test the die properly. 
Wire bond pads are also used as probe pads.  Probing is done to select the good die 
before sensor bump bonding, thereby saving assembly and test costs. 
The Medipix2 is laid out in a shared reticle with other two small dies. The 
total reticle size is 18055 µm x 14111 µm and there are 94 units in an 8 inch wafer. 
The electrical tests employed by probing the Medipix2 die consist of a 
communication test, a DAC scan and an analog front-end test using the calibration 
test pulse. 
The selection criteria is based in the number of defective columns and DACs 
of the tested die as described in Table 3.1. Two wafer maps drawn after electrical 
tests from two different production lots are shown in Figure 3.7. 
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 Selection criteria 
A No dead columns 
B 1 dead column 
C 2 dead columns 
D > 2 dead columns 
E Bad DACs 
F Bad communication – High Analog current  
Table 3.1. The selection criterion for the Medipix2 dies during wafer probing. 
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Figure 3.7.  Two Medipix2 wafer maps from two different production runs. Each wafer contains 94 chips. 
3.2.1 Communication Test (digital) 
A random bit pattern is written into the matrix and read out. The data sent 
and received are compared highlighting the communication errors. Given the 
Medipix2 3328-bit column shift register readout architecture the communication 
errors are displayed as number of dead columns per chip. 
Scanning the Fclock clock frequency while doing the communication test the 
pixel error rate [%] can be plotted as shown in Figure 3.8. Below ~85 MHz the 
pixel error rate displays the number of failing columns due to yield. Above ~85 
MHz the pixel error rate increases due to an internal delay between Fclock_Out 
and Data_Out. If the delay is corrected via software the maximum readout clock 
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Figure 3.8. Pixel error rate versus read clock (Fclock) frequency for three different chips. 
3.2.2 DAC scan test (analog) 
The 13 on-chip 8-bit DACs are monitored through one buffered analog 
output available at a wire bonding pad. A 14-bit ADC on the Muros2 readout board 
reads sequentially the output analog voltage of each DAC by scanning its 8-bit 
digital code. The DAC transfer functions of one Medipix2 chip are shown in Figure 




























    DelayN
      Disc
    Preamp
   SetDisc
       THS
     IKrum
  BiasLVDS
 



































Figure 3.10. Medipix2 voltage DACs transfer functions. 
 
The Medipix2 DACs transfer function analysis showed two undesired 
defects due to the DACs design: 
 
• Non-Monotonicity: DACs BiasLVDS, Preamp and Ref_LVDS showed a 
non-monotonic output behaviour due to a badly biased switch network in 
the binary weighted current block as show in Figure 3.9 and Figure 3.10.  
• Temperature dependence and linearity: All voltage DACs were realized 
with a NMOS target transistors working in linear region. This type of 
architecture showed high temperature dependence (1mV/°C) and poor 
linearity. Figure 3.11 shows the DNL7 and INL8 of the threshold DAC of 
one chip (V_THL). 
 
In spite of these two defects the chip could be operated normally with a good 
DAC calibration and in a temperature controlled environment.  
                                                     
7 Differential non linearity (DNL) is defined as the difference between an actual step width 
and the ideal value of 1LSB. 
8 Integral non linearity (INL) is described as the deviation, in LSB or percent of full-scale 











































Figure 3.11. INL and DNL of the threshold DAC (V_THL) of one Medipix2 chip. 
3.2.3 Analog test 
A known number of injection test pulses are sent to every pixel with an 
equivalent input charge well above the low threshold. After acquisition and readout 
the counter value of all good pixels should be equal to the number of test pulses 
sent. The bad pixels are easily identified if they have either no counts or a noisy 
behaviour. 
3.3 ELECTRICAL CHARACTERIZATION 
First Medipix2 electrical characterization has been done using a naked 
(without sensor) Medipix2 chip mounted on the CERN single chipboard and using 
the Muros2 system and the Medisoft4 software as readout system. The details of 
the electrical characterization are described in Paper II and Table 3.2 summarizes 
the results.  
Table 3.2. Medipix electrical characterization summary from Paper II. 
 
                                                     
9 The reported threshold variation before adjustment in positive published in paper II was 
found to be erroneous, after the publication of the article, due to an error on the gain 
calibration. The correct value is ~450 e- rms for both polarities. 
 Holes [ h+] Electrons [e-] 
Linearity [0-12 ke-] Not measured >97% 
ENC (at default settings) ~100  e- rms ~100  e- rms 
Threshold variation before adjustment ~250  e- rms9 ~450  e- rms 
Threshold variation after adjustment ~120  e- rms ~120  e- rms 
Minimum detectable charge ~1000  e- ~1000 e- 
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The electrical test results reported in paper II are not fully accurate due to the 
non-linear behaviour of the injection test pulse. Moreover the pixel injection test 
capacitance was extracted from simulations which made absolute measurements 
like ENC, gain and threshold dispersion inexact. An absolute calibration of the chip 
was performed later with a Medipix2 bump bonded to a 300 µm thick high 
resistivity p+ on n Si sensor using a monochromatic X-ray source (section 3.5.1). 
3.4 BUMP BONDING 
IBM introduced flip chip interconnection in the early sixties for their 
mainframe computers and it has evolved greatly in the last decades. Nowadays 
most electronic watches, and a growing percentage of cellular phones, pagers, and 
high speed microprocessors are assembled with flip chip.  
Hybrid pixel detectors use flip chip technology to connect the pixel readout 
chip to the sensor material. The Medipix2 has been bonded to 300 µm and 700 µm 
Si assemblies using a eutectic tin-lead solder process. Papers III, V, VI and VII 
used such assemblies for the reported measurements. During dicing of the sensor 
wafers is protected by photoresist to minimize the damage to the edge of the 
silicon sensor which would increase the leakage current. The bump deposition is 
done by electroplating while the final flip chip bonding happens in a fluxless 
environment [RTI and VTT]. Figure 3.12 shows two images taken with an 
electron microscope (SEM) of the readout and sensor side before flip chip 
bonding. 
An indium bump bonding process has been used to bond a Medipix2 to 
1mm thick CdTe sensor as described in Paper IV because of the low temperature 
and pressure bonding requirements of the sensor material. 
 
 
Figure 3.12. Two SEM images before assembling: On the left the eutectic tin-lead solder bumps sitting on 
top of the Medipix2 and on the right the Si sensor side. [Courtesy of A. Huffman, RTI]. 
3.5 X-RAY IMAGING WITH THE MEDIPIX2 
First X-ray images taken with Medipix2 bonded to a high resistivity 300 µm 
p+ on n Si sensor (see paper III, Figure 3.13) demonstrated the Medipix2 potential 
in various applications requiring high granularity single photon counting. Since 
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then many groups have used the Medipix2 in different ways. Table 3.3 summarizes 
some of these applications including the number of Medipix2 tiled chips, type of 
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Figure 3.13. A leave inside capton tape: image taken with a Medipix2 assembled to a high resistivity 300 µm 
p+ on n Si sensor exposed to a 55Fe X-ray source during 300 seconds. The images has been flatfield 
corrected. 
Table 3.3. Summary of applications using the Medipix2 chip with different detector types and front-end 
collection modes.  
                                                     
10 Micro-Patterned Gas Detectors 
Applications Medipix2 Detector Publications 
Adaptative optics 1 Micro channel plate (MCP) [e-] [VAL04] 
X-ray diffraction 1 300 µm Si [h
+] 
700 µm Si [h+] 
[VRI07] 
[ MIT05] 
Micro-radiography 1 300 µm Si [h+] [VAV05] 
Neutron imaging 1 300 µm Si + 
6LiF converter[h+] 
Neutron sensitive MCP[e-] 
[JAK04], [JAK05] 
[SIE07] 
Autoradiography 1 300 µm Si [h+] [MET04] 
Gamma imaging 1 1mm CdTe [e-] [MAN04] and paper IV 
Electron microscopy 1 2x2 
300 µm Si [h+] 
300 µm Si [h+] 
[FAR05] 
Paper VII 
Energy weighting 1 300 µm Si [h+] [KAR05] 
In vivo optical and 
radionuclide imaging 1 
300 µm Si [h+] 
1mm CdTe [e-] [AUT05] 
MPGD10 1 GEM and Micromegas [e-] Paper VIII and IX 
Mammography 25 x 19 cm 700 µm Si [h
+] 
800 µm CdTe [e-] [CHM06] 
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The imaging performance of the Medipix2 readout chip bump bonded to a 
300 µm thick Si detector as a function of the global threshold DAC is presented in 
paper VI. The modulation transfer function (MTF) describing the spatial resolution 
properties, the noise power spectrum (NPS) describing the image noise, and the 
detective quantum efficiency (DQE) giving a measure for image quality with 
respect to the incoming photonic signal have been measured as a function of the 
single energy threshold. Measurements were carried out using a Seifert FK-61-
04x12 X-ray tube with a W-target, a 2.5 mm thick Al filter and a tube voltage of 
25 kVp. The MTF was measured using the angulated slit technique described in 
[FUJ92]. The spatial resolution has been measured using the MTF and it varies 
between 8.2 line-pairs/mm and 11.0 line pairs/mm at an MTF value of 70%. An 
associated measurement of NPS permits us to derive the DQE which can be as a 
high as 25.5% for a broadband incoming spectrum.  
 
3.5.1 Absolute pixel calibration 
An absolute pixel characterization was realized using a 10 x 10 µm2 
monochromatic pencil beam focused at the centre of one pixel at ESRF11. The 
monochromator was set to 7.9 keV, leaving the second monochromator crystal 
weakly detuned. In this way contaminations from higher harmonics could pass the 
monochromator, providing a set of well defined X-ray lines that were used in a 
single experiment to calibrate the DAC value-energy correlation. The harmonics 
placed at 23.7, 32.6 and 39.5 keV permited a simple calibration at a pixel level. 
The external DAC input (EXT_DAC) was used as global low threshold to have a 
larger dynamic range avoiding the non-linearity behaviour of the internal threshold 
DACs. Figure 3.14 shows on the left the resulting s-curve and on the right the 
energy calibration. The pixel linearity and gain can be obtained by fitting the 
measured effective threshold to the known input beam energy. The pixel ENC can 
be extracted by the s-curve method. The measured noise is ~167 e- rms, with a gain 
of 8.7 mV/ke- or 416 eV/mV, and linearity better than 99.9% in the measured range 
(0 to 11 ke-). The pixel minimum detectable charge is ~4 keV or ~1100e-. During 
the measurements at ESRF the Ikrum bias current was set to 15 nA, which 
corresponds to the default value after chip Reset, limiting the measured gain and 
ENC as shown in Figure 2.8.  
 
                                                     


































































Figure 3.14. On the left pixel threshold scan with a 10 x 10 µm2 7.9 keV pencil beam with its harmonics 
focused at the center of one pixel. On the right pixel linearity and gain slope extracted from the threshold 
scan. 
 
3.5.2 The Medipix2 Quad 
Using this scheme four Medipix2 chips have been successfully assembled to 
the same 300 μm high resistivity Si sensor using solder bump-bonding. The total 
sensitive area achieved covers more than 8 cm2 with 262144 pixels. The pixels 
placed at the edge between 2 chips are 3 times wider to cope with the distance 
between diced chips. The inner corners are covered by pixels which are 9 times 
larger than the rest as shown in Figure 3.15. The Medipix2 quad was mounted in 






Figure 3.15. Section and top view schematic of a Medipix2 multi-chip structure (Medipix2 Quad). 
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The Medipix2 quad is equalized to allow correct global threshold setting for 
the four chips simultaneously. In a Medipix2 quad the threshold variations are 
dominated basically by two components: the chip to chip DAC variations, and the 
pixel to pixel threshold variations in each chip due to electronic mismatch.  
A new software algorithm was written to first equalize the chip to chip 
global threshold variation, and secondly to equalize each chip by using a noise 
equalization algorithm. The noise equalization procedure records the threshold at 
which each pixel hits the noise floor as described in paper X. Figure 3.16 and 
Figure 3.17 show an example of a quad equalization where Chip0 has a significant 
shift in its global low threshold DAC compared with the Chip[1:3]. After 
equalization a minimum threshold of ~1200 e- is achieved. Figure 3.18 shows two 
images taken with the Medipix2 quad using a W X-ray tube at different tube 
settings. The X-ray beam diameter is smaller than the quad length resulting in the 
black corners of the images (low counts). The counts of the larger pixels between 














Figure 3.16. Threshold dispersion before equalization (step trace): Chip0 σ=394e- rms and Chip[1-3] 416 e- 
rms with a minimum detectable charge of ~4400 e-. Threshold dispersion after equalization (solid bar 




Figure 3.17. Image taken with a 109Cd source using a 10 min acquisition time. On the left before 
equalization, and on the right after equalization. Note that the grey levels of the larger pixels have been 
normalized to their surface area. 
 
  
Figure 3.18. Images taken with an equalized Medipix2 quad: On the left 500 ms acquisition of an anchovy 
with a W X-ray tube at 15 kVp; on the right: A 100 ms acquisition of a wrist watch with a W X-ray tube at 
50 kVp.   
3.6 RADIATION HARDNESS 
Radiation tolerance is an important issue for an X-ray imaging hybrid pixel 
readout chip. When ionizing radiation goes through a MOSFET, electron-hole pairs 
are generated. Due to the little resistance of the gate interconnect material (metal or 
polysilicon) and substrate the electron-hole pairs quickly disappear. On the 
contrary in the oxides, which is an insulator, electrons and holes have different 
behaviours, as their mobilities differ from five to twelve orders of magnitude 
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[ANE00]. The thin gate oxide is in fact practically immune from radiation while 
the thick oxide on the lateral isolations is a problem due to charge and interface 
states trapping. The leakage current increase and threshold voltage shift of NMOS 
transistors are clearly an issue due to the positive sign of the trapped charges. 
 As published in Paper I a first radiation tests were carried out using a 
dedicated X-ray machine (Seifert RP149). First results showed an increase of the 
analog and digital power consumption ~200 krad12 but the chip still could be 
operated digitally above 500 krad. For those test only power consumption shifts 
and basic functionality could be tested since the Medipix2 readout systems were 
not available. 
Some time later, using the Muros2 readout system another radiation 
campaign was organized using a naked Medipix2 on the same radiation facility at 
CERN.  The X-ray tube spot size was defined to be smaller than the Medipix2 
sensitive area. Threshold equalization masks were repeated at different integrated 
doses to find any threshold shift in the analog front-end. Figure 3.19 shows the 
results. After only ~10 krad the threshold of the irradiated area had clearly shifted. 
Even though the equalization procedure was able to compensate the threshold shift 
after that integrated dose, and Medipix2 still worked above 500 krad, this radiation 
damage at low doses set a practical limit for many applications.   
 
4 krad 10 kradPre-rad  
Figure 3.19. Threshold shift as seen in the 3-bit low threshold equalization mask. After 10 krad of 
integrated dose a threshold shift is clearly visible in the irradiated area. 
3.7 SUMMARY 
In this chapter the available Medipix2 readout systems have been described. 
The overall performance of the Medipix2 is very good and many applications with 
low noise high granularity single photon counting requirements have used it 
successfully. Measurements show an electronic noise ~160 e- rms with a gain of 
~9 mV/ke-. The threshold spread after equalization of ~120 e- rms brings the full 
                                                     
12 One gray is the absorption of one joule of radiation energy by one kilogram of matter (1 Gy 
= 1 Joule/Kg). In High Energy Physics community (and also in this thesis) the rad is used 




chip minimum detectable charge to ~1100 e-. The measured MTF at 70% varies 
between 8.2 line-pairs/mm and 11.0 line-pairs/mm. The DQE at 0 line-pairs/mm is 
measured to be as high as 25.5% for a broadband incoming spectrum. 
Even though these encouraging results, the chip showed several weak points:  
 
• The test pulse could not be used as a calibration tool due to the gain non-
linearity of the analog buffers and parasitic coupling.  
• The voltage DACs (i.e. the threshold DAC) show a significant non-
linearity and temperature dependence.  
• The chip radiation hardness was below the intrinsic limit of the CMOS 
technology used. 
 
In next chapter a full chip redesign is undertaken in order to correct for these 





4 REDESIGN OF THE MEDIPIX2 (MPIX2MXR20) 
In this chapter the full redesign of the Medipix2 is described. The new chip is 
called Mpix2MXR20 and has the same physical dimensions as Medipix2. Section 
4.1 discusses the motivation for the new design and presents the solutions chosen. 
Considerable changes have been made in the pixel cell (section 4.2) and in the 
periphery (section 4.3). The electrical characterisation of pixel and chip is reported 
in section 4.4. Section 4.5 explores the imaging performance of the new chip. 
4.1 MOTIVATION OF THE REDESIGN 
The Medipix2 chip demonstrated the feasibility of high granularity direct 
detection photon counting hybrid pixel detectors. This was possible due to the 
availability of a well characterized 0.25 µm commercial CMOS technology. Small 
pixels have the great advantage of having a very small input capacitance making 
the pixel power budget affordable (i.e. less than 8 µW/pixel). Tiling was also 
achieved with the Medipix2 quad, as shown in Paper VII, where a sensitive area 
larger than 8 cm2 with more than 256K pixels was completed. Fast readouts and 
portable systems were developed and successfully tested. 
In spite of this success the chip was not fully robust due to some limitations 
of the design (already mentioned throughout chapter 3). Also some new ideas were 
generated while testing the Medipix2. The main reasons of the redesign in order of 
importance were:  
 
• The voltage DACs showed a relatively high temperature dependence and 
a non-optimal linearity (INL = 8 LSB, see section 3.2.2). 
• The analog buffers didn’t have a unitary gain response as shown in 
section 2.4.1.2 (i.e. it was not possible to do an absolute calibration 
using injection test pulse). 
• The pixel counter was reinitialized when the end of scale was reached 
(8001 counts). This was a problem if the counter registered value had to 
be used as an absolute measurement.  
• The measured pixel radiation hardness (~10 krad) was at least one order 
of magnitude lower than expected by the technology used [ANE00]. 
 
These were the stronger motivations that lead to a full redesign of the chip 
but other changes bringing more functionality and robustness to the chip were 
added. The following list summarizes all the changes made to the Medipix2 chip in 
the pixel cell and in the periphery.    
On the pixel side: 
 
• Improve the radiation hardness by using NMOS enclosed layout 
transistors in the sensitive nodes.  
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• Improved threshold dispersion in the front end by adding a local current 
mirror to generate Ikrum/2  
• Simplify the discriminator block while changing the masking gate to the 
digital side. 
• Add an overflow bit 
 
On the periphery side: 
• Add an internal reference circuitry (band-gap circuitry). 
• Improve the linearity and minimize the temperature dependence of the 
voltage DACs. 
• Upgrade the analog buffers to be unitary gain buffers and minimize 
coupling.  
• Increase the serial readout bandwidth of the system to ~200 MHz. 
• Add a 24-bit fused blown register for unique chip identification. 
• Larger IO pads to facilitate wafer probing and improve the wire bonding 
robustness. 
 
The chip is called Mpix2MXR20 and uses the same commercial 0.25µm 
CMOS technology used by the Medipix2. The pixel pitch, floor plan and chip 
dimensions of the Mpix2MXR20 are identical than the Medipix2 to avoid redesign 
of sensor and bump bonding masks. Given that several readout systems existed the 
chip readout architecture was kept unchanged. 
4.2 PIXEL UPGRADES 
Figure 4.1 shows the schematic of the Mpix2MXR20 pixel cell. The pixel 
analog side (in red) contains a charge sensitive amplifier with and upgraded DC 
leakage current compensation and a local Ikrum current mirror, a test capacitance, 
and two branches of identical discriminators with 3-bit threshold adjustment 
current DACs. The digital side (in blue) contains the pixel masking inside the 
Double Discriminator Logic, a 14-bit shift register which doubles as a counter with 
overflow control and as a shift register, and a 8-bit register.  
The pixel architecture concept is very much as the Medipix2 pixel cell (see 
Figure 2.2). The main functional difference comes from the counter depth and the 
overflow control logic. The 14-bit shift register in acquisition mode (Shutter low) 
has a dynamic range up to 11810 counts with an overflow control logic that stops 
the pixel counter, by acting on the pixel Shutter signal, if the counter value gets to 
































Figure 4.1. The Mpix2MXR20 pixel cell. On the left the analog side and on the right the digital side. 
 
The dimensions of the cell are unchanged. Each pixel has 529 transistors and 
a static analog power consumption comparable to Medipix2 (~ 8 μW). The layout 









Figure 4.2. The Mpix2MXR20 pixel cell layout. 1) Preamplifier; 2) High Threshold Discriminator; 3) Low 
Threshold Discriminator; 4) 8-bit configuration latches; 5) DDL; 6) 14-bit Counter and overflow control. In 
yellow the passivation opening for bump bonding. 
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4.2.1 Mpix2MXR20 CSA 
The CSA architecture is almost identical as the one described in section 
2.3.1.1. The MpixMXR20 upgrades in the CSA are: first to enhance the radiation 
hardness the CSA and second and second to generate internally the Ikrum/2 current 
from the Ikrum by means of a local current mirror. This helps to minimize the pixel 
to pixel output voltage offset. These improvements in the CSA have no impact on 
its basic electrical performance, therefore, the CSA gain and noise studies realized 
in section 2.3.1.1 are valid.  
 
4.2.1.1 CSA radiation enhancement 
The radiation tolerance achieved by the Medipix2 was lower than expected 
(see section 3.6). One of the consequences of radiation damage in NMOS 
transistors is the leakage current increase due to charge trapping in the thick 
isolation oxide and in the interface states [ANE00]. The CSA feedback architecture 
uses very low currents (~nA) two bias the feedback loop. Any parasitic leakage 
current in the Ikrum/2 branch will unbalance the PMOS differential pair and 
generate a DC output voltage. To harden this sensitive node of the design enclosed 
layout transistors (ELTs) have been used to eliminate such parasitic leakage 
currents. The effective W/L of the NMOS ELTs [GIR00] is calculated as 4.72/1. 
Figure 4.4 shows the layout of the both designs were the ELTs are clearly 
visible at the bottom left corner of the Mpix2MXR20 CSA. Measurements of the 
new CSA at the chip level are shown in Figure 4.3. Under the same experimental 
conditions as in section 3.6 the radiation tolerance is enhanced a factor ~20. 
 
95 krad 200 kradPre-rad  
Figure 4.3. Threshold shift as seen in the 3-bit low threshold equalization mask. After 200 krad of 





Figure 4.4. On top the Medipix2 CSA. On the bottom the Mpix2MXR20 CSA using ELTs (at the bottom 
left). 
4.2.1.2 Ikrum local mirroring 
The Medipix2 used two outputs from the same global DAC to generate 
Ikrum and Ikrum/2. These two gate voltages were connected to all pixels to 
generate the local copies of Ikrum and Ikrum/2 respectively. The transistor 
matching studies (see section 2.3.1.3) for these two current sources supposed that 
the source (at the output of the DAC) and target transistors (at every pixel) were 
placed at small distances (10 to 100 µm). In reality they were placed at distance as 
far as ~15000 µm (for pixels at the top of the matrix) and matching was not well 
controlled.  
In Mpix2MXR20 Ikrum current is copied in a secondary branch and divided 
by means of a 2:1 NMOS current mirror to the Ikrum/2 branch. As seen in section 
4.2.1.1 the NMOS transistors of the feedback loop are radiation hard by design. 
Several experimental matching studies have revealed that threshold and current 
factor matching of ELTs don’t have a straight response but curved. This reason is 
still under investigation [ANE00]. The threshold voltage matching and current 
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Where σVth=4.3 mV·µm, σo=1 mV·µm, σβ= 1.3 %·µm and σo= 0.3 % were 
found experimentally for the 0.25µm technology used. The CSA DC output 
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Where σFB, σIK2 and σIK are the total gate voltage mismatches for the PMOS 
feed-back, the Ikrum/2 current source and the Ikrum current source of the 
preamplifier respectively (see Figure 2.4). Notice that the contribution from the 
Ikrum/2 branch is reduced by a factor 2/3 compared to equation 2.14. The total 
mismatch at the output at the default DAC biasing settings is σPREAMP = 2 mV rms 
this is 10 % less than in Medipix2 cell.  
To better see the effects of the local mirroring at full chip scale a typical 
threshold equalization mask from a Medipix2 and a Mpix2MXR20 is shown in 
Figure 4.5. The Mpix2MXR20 equalization mask is much uniform compared to the 
old chip. 
 
Figure 4.5 On the left a typical Medipix2 3-bit equalization mask and on the right a Mpix2MXR20 3-bit 
equalization mask. The right picture has a better uniformity.  
4.2.2 Mpix2MXR20 discriminator 
The Medipix2 discriminator performed well. The discriminator architecture 
is similar to the one shown in Figure 2.15. is the same as in  upgrades are in the 3-
bit current DAC for threshold adjustment was slightly modified, and the masking 
NAND gate was moved to the digital side.  
The Medipix2 3-bit DAC current sources were designed with different target 
transistors for each bit. This had an impact in the DAC linearity due to poor 
transistor matching. In the new design all the current sources are designed with the 
same target transistor (0.42/16). BO, B1 and B2 use 1, 2 and 4 target transistors in 
parallel respectively. 
The new zero-crossing circuit uses the same scheme as in Medipix2 
[TRA92]. The IsetDisc DAC used as gain control stage has been removed since the 
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benefit in the circuit performance was minimal. The suppression of this DAC 
simplifies the global routing. 
The Medipix2 pixel mask bit was realized at the zero crossing output of each 
discriminator branch by means of a NAND gate which was powered from the 
analog power supply. The effect of that gate pulling current when switching (i.e. 
whenever there was a hit) was that injected switching noise was added to the 
analog power supply. When many pixels were hit simultaneously (i.e. threshold set 
close to the noise level) the added switching noise had a feedback effect to other 
pixels and the full matrix became noisy. In the Mpix2MXR20 the gating of the 
mask bit is done at the input of the DDL which is powered by the digital supply.  
4.2.3 Shift Register and Counter (digital) 
The block diagram of the digital side shown in Figure 2.18 is the same for 
the Mpix2MXR20 digital side. The only changes are in the Shift Register/ Counter 
block (SR/C) and in the PCR register. 
4.2.3.1 Mpix2MXR20 SR/C 
The Mpix2MXR20 schematic of the shift register and counter block is shown 
in Figure 4.6. The new pixel adds an extra shift register bit and a 14-input NAND 
gate. In acquisition mode (Shutter low) the counter has a dynamic range up to 
11810 counts. The overflow control logic stops the counter by toggling the internal 
Shutter to a high state if the counter value is 11111111111110b.  
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Figure 4.6. The Mpix2MXR20 SR/C schematic. The global lines are displayed in red. 
4.2.3.2 Mpix2MXR20 Pixel Configuration Register (PCR) 
The layout of the digital block has been completely rebuilt to add an extra bit 
in the shift register. The configuration bits have the same functionality as for 















































Figure 4.7. Mpix2MXR20 PCR is formed by latching 8-bit of the 14-bit shift register. 
4.3 PERIPHERY UPGRADES 
The Mpix2MXR20 upgrades in the periphery aim to improve the chip 
temperature dependence, linearity, testability, readout speed and robustness. The 
new periphery has the same dimensions as in Medipix2. The schematic is shown in 
Figure 4.8 where the dashed blocks have been upgraded or added compared to 






















































Figure 4.8. The Mpix2MXR20 periphery floor plan. On blue the periphery blocks and IO lines using the 
analog power supply, on green the blocks and IO lines using digital power supply and on purple the blocks 
and IO lines using LVDS power supply. The dashed lines indicate the upgrades or new blocks compared to 
Medipix2. 
4.3.1 Mpix2MXR20 DACs  
The main design target for the new Mpix2MXR20 DACs [BAL07] was the 
improvement of the stability of the DAC output values to temperature and DC 
power supply variations. 
Temperature stability was achieved using an internal band-gap reference 
circuitry [KUI73] as a bias circuit to obtain a temperature stable voltage ~1.16V. 
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The output band-gap voltage (Vbg in Figure 4.9) shows measured temperature 
sensitivity of -0.22 mV/°C and a power supply sensitivity of less than 1 mV/V. 
This DC voltage is converted into a temperature stable current to be copied in the 
array of current sources of each DAC, by means of an operational amplifier in a 
closed loop. A schematic of the circuit to obtain a temperature independent current 












Figure 4.9. Circuit used to transform the temperature independent voltage (Vbg of 1.16V) into a 
temperature independent current to bias the DACs (I2 of 40nA). 
 
The current source array has been implemented with 2N-1 transistors13, each 
delivering the LSB (least significant bit) current, in a binary-weighted current 
architecture as in Medipix2. In the new design dummy structures are responsible 
that the DAC current consumption keeps independent of the digital word.  
The output stage of each DAC is either a transistor (a PMOS or a NMOS 
depending of the target current source) for linear current DACs or a polysilicon 
resistor for linear voltage DACs. There are two 14-bit voltage DACs for precise 
setting of the threshold and 11 8-bit current and voltage DACs. The 14-bit DACs 
are made of a high linearity 10-bit DAC (fine) and a 4-bit DAC (coarse) whose 
current outputs are summed into the same resistor to create the output voltage (see 
Figure 4.10). Table 4.1 summarizes the Mpix2MXR20 DACs displaying type, 
number of bits and output range for each one. 
 
                                                     
13 Where N is the DAC’s number of bits. 
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Table 4.1. MipxMXR20 DACs. 
 
The output voltages of each DAC can be monitored through the output 
analog pad DACOut or externally forced through the input ExtDAC as in Medipix2. 
for debugging purposes three internal voltages from the band-gap biasing circuitry 
that can be monitored through DACOut as shown in Table 4.2. 
 
Internal Signal DAC CODE 
Expected 
Value Signal description 
BiasDAC 0000 1.373 V Voltage to be send to the gates of the transistors in the DAC array 
BiasOutStage 0101 1. 28 V Voltage to bias the high swing output stage of some voltage DACs 
VbgOnChip 1000 1.16 V Internally generated reference voltage 











Figure 4.10. A 14-bit voltage DAC layout. On the left: the regular structure of an 8-bit DAC is used to 
create a 4-bit DAC (coarse) by grounding the less significant bits. On the right: current source array and 
output stage of the 10-bit DAC. 
 DAC NAME Type Bits DAC CODE Range 
I_Preamp I 8 0111 0-2 µA 
I_Ikrum I 8 1111 0-40 nA 
V_FBK V 8 1010 0-2.2 V CSA 
V_GND V 8 1101 0-2.2 V 
I_Disc I 8 1011 0-1.67 µA 
I_THS I 8 0001 0-51.8 nA 
V_THL V 14 0110 0-2.2 V Discriminator 
V_THH V 14 1100 0-2.2 V 
DDL I_DelayN I 8 1001 0-500 nA 
I_BuffA I 8 0011 0-10.2 µA Analog Driver I_BuffB I 8 0100 0-391 µA 
I_LVDStx I 8 0010 0-392  μA LVDS Driver V_RefLVDStx V 8 1110 0-817 mV 
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4.3.2 Mpix2MXR20 test pulse architecture 
The Medipix2 test pulse could only be used to inject a badly defined input 
charge at the CSA input because of the gain variation of the analog buffers and the 
coupling of the calibration test pulse to the neighbouring circuitry. The 
Mpix2MXR20 includes unitary gain buffers and a 32-bit register (CTPR) that 
selects individually the pixel columns to test.  
4.3.2.1 Unitary gain analog buffers 
The analog buffers are used in several analog blocks of the chip: for the 
internal calibration test pulse, for the DACOut output, for the ExtDAC input and 
for the 9 special analog outputs. It is of great importance for global DAC and pixel 
calibration (linearity, noise and gain) that these buffers have a unitary gain, are fast, 
and can drive large capacitances. 
The new analog buffers follow a Miller amplifier scheme [LAK94] made of 
a two-stage operational amplifier with a feedback capacitor. Figure 4.11 shows the 
simulated linearity and gain response of the analog buffer. The buffers show a 
unitary gain dynamic range of 1.8V and typical fall and rise times below 50 ns. The 
buffer biasing is controlled by means of two current DACs (I_BuffA and I_BuffB). 
Each buffer can be switched off by means of a control signal applied to a 
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Figure 4.11. On the left simulated linearity and gain response of the unitary gain buffers. The unitary gain 
dynamic range extends from ~0.4 to 2.2 V. On the right a simulation of the test pulse at the input and 
output of the buffer which is loaded with an extracted column equivalent impedance of 3 kΩ and 3 pF. The 





The voltage to charge conversion at the pixel input node can be found as: 
 
[ ] 50000⋅Δ= VoltsVinQtest   [e-] (4.3) 
4.3.2.2 Column test pulse register (CTPR) 
The Medipix2 calibration voltage test pulse was sent to all the pixels 
simultaneously regardless of the number of pixels selected to be tested (Test bit 
active). The capacitance between the test pulse metal line and other neighbouring 
global lines (i.e global DACs, power supplies and digital control lines) was quite 
large inducing a measurable crosstalk between those global lines and the 
calibration test pulse bus. Therefore, whenever a calibration pulse was sent to the 
chip the resulting calibration measurements were imprecise (i.e. linearity, gain, 
noise).  
The Mpix2MXR20 includes a 32-bit register (CTPR) to select which columns 
are tested simultaneously. Every bit selects 8 columns distributed uniformly every 
32 columns (i.e. if bit 0 is active then pixel columns 0, 32, 64, 96, 128,160, 192 and 
224 are selected). With this architecture the total coupling capacitance of the test 
pulse line can be reduced by a factor 32 if only one bit in the CTPR is selected. 
When all the CTPR bits are active the Mpix2MXR20 has the same behaviour as the 
Medipix2.  The CTPR is loaded simultaneously with the DACs at EoC [143:174].  
4.3.3 IO logic upgrade 
The Mpix2MXR20 IO logic architecture is very similar to the one in 
Medipix2. The main differences are: 
 
• Longer row-counter (see Figure 2.34) to cope with the extra bit per 
pixel. The row-counter in Mpix2MXR20 is 256·14=3584 counts. The 
total chip memory is 917504 bits (7.1% larger than Medipix2). 
• Sequential pixel matrix read out clock (Read_Clk). In Medipix2 the pixel 
matrix read out clock was generated simultaneously for all the columns 
generating error readouts due to digital power drops at frequencies 
higher than 90 MHz. In the new chip the clock sent to each column is 
offset by one clock pulse from its neighbour thus avoiding to clock all 
columns simultaneously with the attendant limitations. This new 
architecture puts less stress on the digital power supply as only one 
column at a time is active. The implementation of this architecture has 
required changes in the End-of-Column Logic (EoC) and in the IO 
Logic. 
• Simplified operation modes (see Table 4.3). The Reset Matrix command 
is eliminated because the matrix can be reset by a dummy parallel or 
serial readout. At chip Reset the LVDS Drivers are not active, the 24 bit 
Chip ID is latched into the End-of-Column logic (EoC), the IO control 
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logic is reset to the initial condition, all DACS are set to the mid-range 
value and the 32-bit DOUT bus is in HiZ. 
• Modified EoC and IO logic to either read the fuses or write CTPR 
simultaneously. 
• The input data (Data_In) to the Mpix2MXR20 is latched at the rising 
edge of Fclock_In while the output data from the Mpix2MXR20 is set at 
the falling edge of the chip. The previous chip both input and output data 
were latched and set at the rising edge of Fclock. In multi-chip daisy 
chained structures the output clock had to be inverted for correct 
functioning.   
 
Table 4.3.  Mpix2MXR20 operation modes. 
4.3.4 Fuses 
A laser-blown 24-bit register placed in the periphery identifies uniquely each 
Mpix2MXR20 chip. The 24-bit register contains 12 bits to identify the wafer 
number, 4 bits for the in-wafer horizontal coordinate (X), 4 bits for the in-wafer 
vertical coordinate (Y), and 4 dummy bits (see Figure 4.12). After a chip reset 
(RESET pin is set low) the contents of the 24-bit register are loaded into the 
EoC[195:218] register and read out with the read EoC register command as 





within the wafer, x 
and y coordinates
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Figure 4.12. Mpix2MXR20 fuses EoC register. 
M0 M1 Enable_IN P_S Shutter Reset Operation 
X X X X X 0 General reset of the chip  
X X X X 0 1 Acquisition  
0 0 0 0 1 1 Read out the matrix  (Serial) 
0 0 0 1 1 1 Read out the matrix  (Parallel) 
0 1 0 X 1 1 Write the matrix PCR 
1 0 0 X 1 1 Write/Read EoC register 
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4.3.5 Other layout enhancements 
For mechanical robustness the Mpix2MXR20 bond pads have been enlarged 
as seen in Figure 4.13. Such a pad geometry provides better mechanical matching 
between the bond pad and the ultrasonic wedge-bonding tool and permits more 
aggressive (or repeated) probing.  
New alignment marks used during the bump-bonding process are place at the 




Figure 4.13. On the left the Medipix2 bond pads and on the right the Mpix2MXR20 bond pads. New pads are 
100 µm longer for wire bonding robustness. 
 
4.4 ELECTRICAL CHARACTERIZATION 
The Mpix2MXR20 electrical characterization have been done at wafer level 
on the CERN probe station using the Medipix2 probe card the Muros2.1 readout 
system and an upgraded version of the Medisoft4.1 program.  
The Mpix2MXR20 8 inch wafers contain 107 dies. Figure 4.14 shows a 
typical Mpix2MXR20 wafer map following the selection criteria described in Table 
3.1. After testing of the first 30 wafers the achieved yield is ~62% if summing the 
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Figure 4.14. Two typical Mpix2MXR20 wafer maps obtained after selection process. Each Mpix2MXR20 
wafer contains 107 dies. 
 
4.4.1 DAC Measurements 
The Mpix2MXR20 DACs can be monitored through the DACOut analog 
output. By scanning the full digital input range the transfer curve for each DAC is 
found. Figure 4.15 shows the eight 8-bit current DACs transfer curves, Figure 4.16 
shows the three 8-bit voltage DACs transfer curves, and Figure 4.17 shows the two 
























































































Figure 4.17. Measured threshold voltage DACs from chip G6 of wafer XX4ISST (23). 
 
The INL and DNL of one threshold DAC is shown in Figure 4.18. The LSB 
is measured to be ~413 µV (38.6 e- with a gain ~10.7 mV/ke-) as designed, with a 
measured INL for the full range of the 10-bit DAC below ±2 LSB and DNL below 
±1 LSB. Compared to the Medipix2 the INL and DNL are almost 25 times better in 
the new chip. The dynamic range of the 10-bit fine DAC is ~422 mV this is energy 
~45 ke-. To obtain a higher linear dynamic range either a full range calibration of 
the THL and THH DACs is realized, to overcome the mismatch introduced by the 








































Figure 4.18. INL and DNL for the THL DAC of one Mpix2MXR20 chip. 
 
4.4.2 Electrical characterization of the pixel 
The Mpix2MXR20 electrical characterization is realized using the injection 
test pulse circuitry. In order to get precise results only 8 pixels distributed 
uniformly in diagonal across the matrix are tested simultaneously to minimize the 
pixel to pixel crosstalk. Only 1 bit of the CTPR is active to reduce the test pulse 
coupling to the biasing lines. A fixed test pulse of 100 mV amplitude (~5 ke-) is 
used to characterize the analog pixel behaviour. Scanning the THL DAC over the 
test pulse and towards the DC noise floor the effective threshold, linearity, gain and 
noise can be extracted. The THH is set at half the test pulse height while 4000 test 
pulses are sent for each shutter opening. Figure 4.19 shows an example of such a 
measurement. The equivalent noise charge (ENC) and the effective threshold can 
be extracted by using the s-curve method described already in Paper II and Paper 
X. The gain can be calculated as the distance between the effective threshold and 
the noise floor. The linearity can be measured by consecutive scans at different 
injection input charge amplitudes. 
The IPreamp and Ikrum DACs have been scanned in order to find the 

























Figure 4.19. Pixel characterization using the injection test pulse. The noise, gain, effective threshold and 
linearity can be extracted for all pixels using this technique. 
 
4.4.2.1 Preamp DAC scan 
Using the previous setup the Preamp DAC is scanned over its full range, 
from 0 (Ipreamp=0µA) up to 255 (Ipreamp=2µA) in 8 different pixels across the 
matrix. On the left of Figure 4.20 is shown the normalized gain and on the right the 
measured ENC. The effective gain is computed as the difference from the crossing 
of THL over the Test pulse to the THL crossing of the noise. The ENC is computed 
by measuring the slope of the THL crossing the test pulse while assuming an 8 fF 
injection test capacitance per pixel. The maximum gain and the minimum noise 
peaks between 140 and 170 which corresponds to preamplifier biasing current 





















































Figure 4.20. On the left: normalized gain variation versus IPreamp DAC. On the right: ENC assuming 
Ctest 8 fF. Measurements realized over 8 pixels from chip G6 of wafer XX4ISST(23). The ENC 
measurements show a non continuous curve due to quantization errors.  
 
Figure 4.21 shows the mean and standard variation of the gain for the eight 
pixels across the matrix. Above Preamp DAC set tot 140 there is a big increase in 
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the pixel to pixel gain variation due to a top-down power supply voltage drop. This 






















Figure 4.21. Measured gain vs Preamp DAC with error bars showing the top-down pixel gain variation. 
 
Given the measured noise, gain and pixel to pixel variation the optimum 
working point of the Preamp DAC is set to the default value (i.e. Ipreamp = 80h) 
which results with a ENC ~110 e- and a pixel gain ~10.7 mV/ke-. 
 
4.4.2.2 Ikrum DAC scan 
The Ikrum DAC was scanned over its full range, from 0 (Ikrum= 0nA) up to 
255 (Ikrum= 40nA) in 8 different pixels across the matrix. On the left of Figure 
4.22 is shown the normalized gain and on the right the ENC of the measured pixels 




















































Figure 4.22 On the left: normalized gain variation versus Ikrum DAC. On the right: ENC assuming Ctest 
8fF. Measurements realized over 8 pixels from chip G6 of wafer XX4ISST(23). The ENC measurements 
show a non continuous curve due to quantization errors.  
 
The setting of the Ikrum biasing current determines the front-end gain as 
already shown in Figure 2.8.  The pixel gain and ENC are optimal around 
IkrumDAC=10 which corresponds to an Ikrum current of ~1.5 nA. If Ikrum DAC is 
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below 10 the front end piles up, as shown on the right of Figure 2.9, since the 
return to zero is slower (>10 µs) than the injection test pulse period for these 
measurements. As an optimum compromise between gain, noise and count rate 
(return to baseline) the Ikrum DAC default setting is set to 20 which corresponds 
to = 3 nA. 
 
4.4.2.3 Pixel Linearity 
The linearity is calculated by measuring the difference of the effective 
threshold and the noise floor for different injection input charges. To minimize the 
inter pixel coupling only 16 pixels uniformly distributed in diagonal across the 
matrix from bottom to top were used. The studied range was from 0 to 20 ke- for 
both collection polarities. Figure 4.23 shows the measured data with a linear fit. 
The linearity is better than 99.9 % in the studied range. The slope in each polarity 
mode gives the gain of the front end analog chain. The measured gain slope 
corresponds to 11.8 mV/ke- for electron collection and 12.53 mV/ke- for hole 
collection. These measurements were done with lower Ikrum current 
(IkrumDAC=10) which explains the higher gain obtained. 
y = 11.807x - 4.4624
R2 = 0.9999












































Figure 4.23.  Test pulse linearity for both polarities with a linear fit in 16 pixels across the matrix. 
 
4.4.2.4 Long term stability 
The threshold setting stability has been measured by repeating a threshold 
scan over a 2.5 ke- equivalent injection test pulse every minute during 28 hours at 
room temperature for three different pixels. In Figure 4.24 the measured effective 
charge of three different pixels across the matrix is shown for the entire acquisition 
interval. The standard deviation during the full measurement time is below 20 e- 
























































Figure 4.24. Measured effective charge of 3 different pixels across the matrix during 28 consecutive hours. 
A new frame is taken every minute. Top: mean = 2469 e- and sigma=18.3 e-; Middle: mean = 2514 e- and 
sigma=16.5 e-; Bottom: mean = 2493 e- and sigma=17.1 e-;  
  
4.4.3 Low threshold equalization 
Using the noise equalization procedure (see Paper X) the low threshold has 
been tuned. On Figure 4.25 an example of such equalization is shown with the 
threshold distributions before equalization with the 3-bit current DAC set to 111 
and to 000. The threshold variation when all the bits are set to 000 (3-bit DAC on) 
is slightly bigger because of a top-down voltage drop at the 3-bit current DAC 
power supply. The width of the final distribution is exactly 1/7th of the adjustment 
range, this is, the distance between the 000-distribution and the 111-distribution. 
The final threshold variation is then: 
LSB is the 3-bit DAC current Least Significant Bit. The minimum detectable 
charge for all the pixels of the matrix can be estimated as: 
The threshold variation before equalization is ~380 e- rms at code=111 and 
~400 e- rms at code=000. Assuming ENC=110 e- rms (see 4.4.2) the minimum 
detectable charge before equalization is ~2400 e-. After equalization the achieved 
threshold variation is ~95e- rms and the minimum detectable charge is therefore 
~900 e-. 
12
LSBadj =σ  (4.4) 
226 distENCbleQMinDetecta σ+⋅=  (4.5) 
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Figure 4.25. Low threshold equalization using the noise floor for both collection polarities. Before 
equalization (step traces) the threshold variation is ~400 e- for both polarities. After equalization (solid bar 
traces) the measured threshold variation is ~95 e- for both polarities. Chip used J2-W15. 
 
Figure 4.26 shows the row average measured threshold before equalization 
(top with DAC code 111 and bottom with DAC code 000) and after equalization 
(middle curve). Figure 4.27 shows the linearity of the 3-bit threshold adjustment 
current DAC. To speed up the equalization process interpolation can be used due to 
























Figure 4.26. Row average threshold before (top and bottom curves) and after equalization (middle curve) 
for chip G6-W23. 
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Figure 4.27. Threshold adjustment DAC linearity 
 
4.4.4 High threshold equalization 
A method to equalize the high threshold eliminating the systematic errors 
from the injection test pulse is explained in paper VI. It uses the combination of 
two working modes of the double discriminator logic described in Table 2.2. Using 
a large enough injection test pulse, the THH is scanned through the already 
equalized low threshold from a region where there are no counts (window mode 
but the input charge is higher than the window range) until the THH crosses the 
THL (single threshold mode).  
Using this method the effective energy window for each pixel is expected to 
be constant since the THH equalization takes as a reference the already calculated 
effective pixel low threshold. The resulting threshold distribution variations of such 
procedure are the convolution of the low threshold distribution after equalization 
with the high threshold distribution. The result is then the quadratic sum of the low 
and high threshold variation. On the left of Figure 4.28 is shown the result of a high 
threshold equalization where the adjusted uniform distribution is ~140 e- rms. 
Knowing the low threshold distribution variation the non-convoluted high 
threshold distribution can be extracted as: 
 
 
For the example of Figure 4.28 the σTHH = 103 e- rms if σTHL = 95 e- rms. On 
the right of Figure 4.28 is shown the comparison of the THH and THL equalization 
mask for the full chip as the histogram of the pixel code difference between the two 
masks. More than half of the pixels have the same equalization code for both 
masks showing that the one source of threshold mismatch is at the preamplifier 
22
THLmeasuredTHH σσσ −=  (4.6) 
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output which is shared for both discriminating branches, but also the local 
mismatch in each discriminator is also significant as it was seen in the design phase 
in section 2.3.1.3. This result also shows that a reasonable equalization mask for 
the THH can be obtained by copying the THL equalization. 
The full chip minimum energy window is limited by the threshold 
dispersion. At a full chip level the best energy window achievable is ~ 900 e-. At a 
pixel level the energy window is only limited by the local matching between both 
discriminators since the same input node is shared (i.e. the CSA output is DC 
coupled to the input of both discriminator branches). Furthermore, since the high 
threshold equalization uses as a reference the pixel low threshold the minimum 
energy window in each pixel is then the LSB of the 3-bit adjustment DAC. Paper 
VI reveals a measured minimum window of ~390 e- for Medipix2 which 
corresponds to the LSB of the pixel adjustment DAC. 
4.5 IMAGING WITH THE MPIX2MXR20 
Given that the Mpix2MXR20 has identical pixel size, and sensor material 
properties the imaging performances (i.e. MTF and DQE) with respect of the 
Medipix2 are unchanged. Therefore, in this section only the overflow control and 
an absolute calibration using X-ray sources are presented. 
 






















LSB difference THL-THH  
Figure 4.28. On the left: high threshold equalization distributions before (step traces) and after (silid bar 
trace) equalization. On the right the THL and THH equalization mask comparison.  
 
4.5.1 Mpix2MXR20 overflow control  
One of the new features of the new chip is the overflow control (section 
4.2.3.1). Figure 4.29 shows an image taken with a β-source with 60 s exposure 
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Figure 4.29. Image taken with a Mpix2MXR20 bonded to a 300 µm Si sensor of a 90Sr  β-source with 60 s 
exposure time. On the left the 2D image on the right the profile image. The pixel counter overflow control is 
stopped at 11810 counts. 
 
4.5.2 Absolute calibration 
An absolute energy calibration of a single Mpix2MXR20 bonded to a high 
resistivity 300 µm Si sensor has been realized by scanning the threshold DAC over 
known X-ray sources and recording the effective threshold for each source. The Kα 
and Kβ fluorescence lines of several materials are excited by a X-ray tube at 50 kV. 
The materials used with its fluorescence lines are: Cd (23.1 / 26.1 keV), Pd (21.2 / 
23.8 keV), In (24.2 / 27.3 keV), and  Cu (8.05 / 8.9 keV). Figure 4.30 shows on the 
left the individual scans for each material and on the right the energy calibration 
plot obtained with the effective threshold of each fluorescence line. The measured 
gain slope is ~145 eV or ~40 e- per THL DAC14 which is in agreement with the 
value reported in section 4.4.1 of ~38.6 e- per THL DAC step. As measured in 
4.4.2.3 the linearity is better than 99.9 % in the studied energy range. The 
minimum detectable charge is ~3.8 keV or ~1050 e- for this setup.    
                                                     
14 In Si the average energy per electron-hole pair at 300° K is 3.61. 
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In (24.2 / 27.3 keV) 
Pd (21.2 / 23.8 keV)
Cd (23.1 / 26.1 keV) 
Cu (8.05 / 8.9 keV) 
 
Figure 4.30. Energy calibration of a Mpix2MXR20 bonded to a 300 µm thick Si sensor. Several materials 
have been put in front of a X-ray tube in order to use the fluorescence lines Kα and Kβ as calibration 
references: Cd (23.1 / 26.1 keV) Pd (21.2 / 23.8 keV) In (24.2 / 27.3 keV) Cu (8.05 / 8.9 keV). The measured 
gain slope is ~145 eV per THL DAC step and a minimum detectable energy of ~3.8 keV. 
4.6 SUMMARY 
The Mpix2MXR20 is a successful redesign of the Medipix2 with improved 
robustness and stability operation. The most important innovations on the new chip 
include: improved threshold dispersion, radiation tolerance enhancement, pixel 
overflow control logic, smaller threshold DAC LSB with improved linearity, 
unitary gain analog buffers, and 24-bit unique chip identification. Table 4.4 
outlines the measured performance of the Medipix2 and Mpix2MXR20. 
 
 Medipix2 Mpix2MXR20 
Measured pixel gain 8.7 mV/k e- 10.7 mV/ke- 
Measured ENC ~167 e- rms  ~110 e- rms 
Radiation Hardness ~10 krad ~200 krad 
Threshold dispersion before equalization ~450 e- ~400 e- rms 
Threshold dispersion after equalization ~120 e- ~95 e- rms 
Minimum detectable charge ~1100 e- ~900 e- 
On-chip threshold DAC step ~1.9 mV or ~218 e-  ~413 µV or ~40 e- 
On-chip threshold DAC INL over the full range  <9 LSB (1962 e-) <2 LSB (80 e-) 
Voltage DACs Temperature  dependence 1 mV/°C 60  µV/°C 
Pixel counter depth-Overflow control 8001-No 11810-Yes 
Maximum serial readout clock ~85 MHz ~180 MHz 
Pixel static power consumption ~8 µW ~8 µW 
Table 4.4.  Comparison performance between the Medipix2 and the Mpix2MXR20  
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5 TIMEPIX  
Following the successful results using the Medipix2 and Mpix2MXR20 for 
the readout of electrons inside gas volumes (section 5.1), a new collaboration was 
formed to modify the Mpix2MXR20 to provide arrival time information in each 
pixel with a time resolution of 10 ns. The new chip is called Timepix. Sections 5.2 
and 5.3 describes the architecture and functional behaviour of the chip. Electrical 
characterisation results are explained in section 5.4 while first images using gas 
detectors are shown in section 5.5. Recently the first Timepix bump-bonded to a 
300 µm thick high resistivity Si have become available. An absolute calibration 
using X-ray sources is described in section 5.6.  
 
5.1 GASEOUS DETECTORS: PIXEL AS A DIRECT ANODE 
The Medipix2 and Mpix2MXR20 chips have shown great potential in 
different applications requiring single photon counting approach. Successful tests 
using the chips for the readout of a TPC15 prototype for the ILC16 showed very 
promising results when coupled to Gas Electron Multipliers (GEM) or Micromegas 
gain grids (papers VIII and IX). Although these experiments demonstrated that 
single primary electrons could be detected, the chip did not provide information on 
the arrival time of the electron in the sensitive gas volume nor on the quantity of 
charge deposited.  
The Timepix chip is an evolution from the Mpix2MXR20 chip which allows 
for measurement of arrival time, “time-over-threshold” (TOT) and/or event 
counting independently in each pixel. An external reference clock (Ref_Clk) is used 
to generate the clock in each pixel that increments the counter depending in the 
selected operation mode with a maximum frequency of 100 MHz. The chip has the 
same dimensions readout architecture and floor plan as the Mpix2MXR20 chip 
allowing almost  full backward compatibility with all the existing Medipix2 readout 
systems (see section 3.1).  
5.2 TIMEPIX PIXEL CELL 
Figure 5.1 shows the schematic of the Timepix pixel cell. Although the cell 
clearly resembles the Mpix2MXR20 pixel (see Figure 4.1) it has three main 
differences:  
 
• There is a single threshold with one 4-bit threshold adjustment DAC.  
• Each pixel can be configured independently in three different operation 
modes (arrival time, TOT and event counting) through the configuration 
bits P0 and P1. 
                                                     
15 TPC stands for Time Projection Chamber 
16 International Linear Collider. More information in http://www.linearcollider.org 
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• In acquisition mode (Shutter low) there is a counting clock (Ref_Clk) 
distributed to the entire pixel matrix which is synchronised with the 
discriminator output (HIT) in the Timepix Synchronization Logic (TSL).  
 
The pixel is divided into two large blocks: the analog side formed by the 
CSA, the discriminator (with polarity control pin) and 4 bit threshold adjustment, 
and the digital side formed by the Timepix Synchronization Logic (TSL), the 14-bit 
shift register, the overflow control logic, the Ref_Clk pixel buffer and an 8-bit Pixel 
Configuration Register (PCR). The PCR contains 4 bits for the pixel threshold 
equalization, 1 bit for Masking (MaskBit), 1 bit for enabling the test pulse input 
(TestBit) and 2 bits for selecting the pixel operation mode (P0 and P1). The pixel 
cell area is 55 x 55 μm2 and contains ~550 transistors. The static power 
consumption is ~6.5 µW in the analog side and ~7 µW in the digital side (in 
































Analog Digital  
Figure 5.1. The Timepix pixel cell. 
 
5.2.1 Modifications to the analog side of the pixel 
Large electric fields are used to drift and amplify primary electrons 
converted in gas volumes towards the pixel readout anode. Typical fields, between 
the readout chip and the first layer of amplification, can range from 200 to 
7000 V/mm depending on the gas mixture and type of gain grid (see paper VIII).  
The discharge probability towards the readout chip increases with the electrical 
field. The total charge collected in each pixel input pad is proportional to the 
electrical field. Therefore, a strong requirement for the Timepix front-end has been 
the reduction of chip minimum detectable charge limit. In order to achieve a lower 
minimum threshold the CSA and the discriminator have been slightly modified 
with respect to Mpix2MXR20. 
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5.2.1.1 Changes in the CSA 
The pixel CSA includes a cascode in the transconductance amplifier which 
helps to reduce the total CSA input capacitance due to better isolation of the 
NMOS input transistors. The biasing of the cascode is controlled by a global 8-bit 
voltage DAC (Vcas). The addition of the cascode pair has several implications in 
the behaviour of the CSA: 
  
• The CSA output gain is improved as shown in Figure 5.2. The simulated 
gain for the same bias settings as the Mpix2MXR20 is ~30%. At the 
default bias conditions (i.e. Ikrum=10 nA and Ipreamp=1 µA) the 
simulated gain is 14.5 mV/ke-.  
• The linear output voltage dynamic range is reduced compared to 
MpixMXR20 and Medipix2 chips, due to the gain increase. The 
simulated dynamic range shown in Figure 5.3 is ~55 ke-.  
• The Signal to Noise Ratio (SNR) is improved due to the increment of the 
differential pair output resistance and the reduction of the input 
capacitance. The ENC has been calculated using an analog simulator as 
explained in section 2.3.1.1.  The simulation uses the extracted parasitic 
capacitances of the full analog front-end. The simulated ENC is shown 
in Figure 5.4 for different bias conditions. At default settings the 
predicted ENC is ~70 e- rms.  
• Faster peaking time of the CSA output due to the reduction of the input 
capacitance as shown alrady in equation 2.2. Figure 5.5 shows the 
simulated peaking time at the CSA output compared with the Medipix2 
CSA. Faster rise times are important in Timepix in order to minimize the 
time-walk17 in arrival time mode. 
 
                                                     
17 The time-walk is defined as the time difference between an input charge which is 1 ke- 


























Figure 5.2. Timepix simulated CSA output gain versus Ikrum. The addition of the cascode in the differential 
pair of the preamplifier improves the gain by ~30% in both polarities. The dotted curve corresponds to the 











































Figure 5.4. Timepix simulated CSA output ENC versus Ikrum and Ipreamp. The dotted curve corresponds 






















Figure 5.5. Simulated peaking time of the CSA output pulse. The cascode in the preamplifier reduces the 
CSA input capacitance and reducing the rise time for the same bias conditions as for Medipix2 and 
Mpix2MXR20. 
 
Table 5.1 summarizes the main characteristics of the CSA. The CSA output 
mismatch is lower than in the Mpix2MXR20 for the same bias conditions and 
transistor dimensions due to the CSA gain increase.  
 
Preamplifier Gain ~14.5 mV/ ke- [h+/e-] (see Figure 5.2)  
Peaking time ~100 ns 
Dynamic Range ±55 ke-  
Linearity >99.9% (Figure 5.3) 
Dead Time <1 µs if Qin<10 ke- 
Leakage current 
compensation 
Electron collection: -10 to 0 nA/pixel  (-330 to 0 μA/cm2) 
Holes collection: 0 to ~20 nA/pixel (0 to ~660 μA/mm2)   
Output Noise ~70 e- rms  
Output mismatch  ~150 e- rms (see equation 4.2) 
Table 5.1. Timepix CSA summary table. All values given are simulations and they should be used as a trend 
 
5.2.1.2 Changes in the discriminator 
Figure 5.6 shows a schematic view of the Timepix discriminator. The main 
building blocks are: a multiplexer stage controlled by the Polarity pin, a OTA 
amplifier, one 4-bit current DAC for threshold adjustment, a zero crossing circuitry 
(Zx), and a hysteresis compensation circuitry. The OTA and the zero crossing 






















Figure 5.6. Discriminator block diagram 
 
The hysteresis circuitry is used to eliminate high frequency pulses at the 
discriminator output that might upset the following logic. The multiplexer ensures 
that the Zx works always in the same polarity allowing the hysteresis circuitry to 
work independently of the sign of the input charge. This is achieved by changing 
the differential inputs of the OTA appropriately. At the rising edge of the Zx output 
a switch opens a diode transistor which is controlled by a global 8-bit current DAC 
(Ihist). When this switch turns on a negative current is added at the Zx input 
current generating a hysteresis effect. The discriminator hysteresis can be easily 
turned of by reducing the Ihist current to zero by setting the Ihist DAC to 00h.   
With only one discriminator per pixel it has been possible to add a forth 
equalization bit due to the extra area and power available. The discriminator layout 
area is 55 µm x 9 µm. The power consumption is ~3.3 µA at VDDA=2.2 V. 
 
5.2.2 Modifications of the digital side of the pixel 
The extra area gained by having only one discriminator is used to fit much 
more complex pixel logic than in the previous chips. The Mpix2MXR20 SR/C 
block diagram shown in Figure 4.6 is almost the same for Timepix. The same 14-bit 
counter with a dynamic range of 11810 counts and the overflow control logic are 
employed. The global Shutter is synchronized with the counting clock (Ref_Clk) by 
the Timepix Synchronization Logic (TSL) resulting in a glitch-free internal shutter 
for each pixel. 
 During acquisition (Shutter low) the Timepix Synchronization Logic (TSL) 
controls the output of the discriminator (Hit), the operating mode selected (through 
P0 and P1), the opening and closing of the Shutter, and the counting clock 
(Ref_Clk) used to increment the 14-bit counter. The pixel operating mode is 
controlled by bits P0 and P1: 
 
• Event counting mode (P0=0 and P1=0): Each event above threshold 
increments the counter by 1. In this mode the counting pulse, which 
pulse width is half of the Ref_Clk period, is generated at the beginning of 
Hit signal. With such design the dead time is only limited by the pulse 
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shape of the CSA improving the pixel maximum count rate compared to 
the previous designs (section 2.3.2.1). 
• TOT mode (P0=1 and P1=0): The counter is incremented continuously as 
long as the output of the CSA is above threshold. The CSA resistive 
feedback loop produces a CSA output pulse width which is linear with 
the input charge, as already shown on the left of Figure 2.9, if the input 
charge is above ~3 ke-. In this mode the time-over-threshold is counted 
revealing the charge information of the input charge.     
• Arrival Time mode (P0=1 and P1=1): The counter is incremented from 
the moment the discriminator is first activated until the global Shutter 
signal goes high. The dynamic range of the 14-bit counter limits the time 
interval that can be measured without saturation. With a 50 MHz clock 
the maximum time interval each pixel can measure is up to 23.62 µs. 
 
5.2.2.1 Timepix synchronization logic (TSL) 
Figure 5.7 shows the schematic of the TSL. The output from the 
discriminator (HIT) is buffered and gated with the pixel Maskbit. The TSL control 
logic generates two positive output pulses if Shutter is opened: P-Shutter from the 
first HIT until the closing of the Shutter, and P-HIT for every HIT signal. The P-
Shutter signal is used in arrival time mode while the P-HIT signal is used in TOT 
and event counting modes. These two signals are multiplexed at the input of the 
TSL core by P1. The TSL core includes two concatenated state machines: the first 
stage generates the TOT and arrival time output, and the second stage generates the 
event counting output from the output of the first stage. The TSL core is designed 
with an asynchronous network with S-R Flip-flops with race-free state assignment. 
The design requirements for this logic are: 
 
• No glitches to avoid counter upsets. 
• Logic only active when a Hit is present in order to reduce the digital 
power consumption. 
• Controlled initialization through common line Conf. 
• Minimum area.  
 
The TSL core generates three outputs: one internal shutter which is 
synchronized with Ref_Clk (SyncShutter), and one output for each state machine 
(TOT/Time and Medipix) which are multiplexed by P0 to generate the counting 
clock (ClkCounter). Figure 5.8 shows an analog simulation of the Timepix front-
end with the TSL for a pixel programmed in TOT (on the right) and in arrival time 
mode (on the left). 
The buffering and distribution of Ref_Clk is done by means of a minimum-
sized transistor placed in the TSL logic (see section 5.2.4). The TSL is realized 






















Figure 5.7. The TSL schematic. In red are displayed the global signals applied to all pixels simultaneously 













Figure 5.8. Simulated output of a pixel configured in arrival time mode (left) and in TOT mode (right).  
5.2.2.2 Timepix Pixel Configuration Register (PCR) 
The SR/C blocks of Mpix2MXR20 and Timepix are almost identical. The 8 
bits for the PCR are tapped from a different flip-flop outputs in the 14-bit shift 
































Figure 5.9. Timepix PCR is formed by latching 8 bits of the 14-bit shift register. 
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5.2.3 Pixel Layout 
The Timepix pixel floor plan is very similar to the two previous pixels cells. 
The Timepix analog side occupies ~7% less area due to the suppression of on 
discriminator branch compared to Mpix2MXR20. The saved area is used to fit the 
TSL in the digital side. The pixel layout is shown in Figure 5.10.  
The analog power distribution has been recalculated. As seen in 2.3.3.1, the 
power distribution strategy is focused in splitting the power in the most efficient 
way in order to minimize gain and threshold mismatch between channels. The 
increased functionality of the pixel demands a different power distribution strategy. 
In TOT mode the return to zero (Ikrum DAC) pixel to pixel variation needs better 
matching to achieve uniform charge measurements across the pixel matrix. In 
arrival time mode the peaking time matching is important in order to have uniform 
time-walk (i.e. CSA output rise time) in all pixels. Table 5.2 summarizes the 
analog power distribution where special layout effort has been added in order to 
enlarge Vdda_Ikrum and Vssa_Preamp while keeping the rest of the power lines 
original widths. The larger power drops are located in the differential pair loads of 










Figure 5.10. Timepix pixel cell layout: 1) CSA, 2) Discriminator with 4-bit threshold equalization, 3) 8-bit 
PCR, 4) Ref_Clk buffer and TSL and 5) 14-bit shift register and overflow control. 
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Power line Nominal Current Voltage drop [mV] Metal width [µm] 
Vdda_Preamp 1 µA 50 2.8 (M4) 
Vssa_Preamp 1 µA 9 14.7( M5+LM) 
Vdda_Ikrum 15 nA 3.5 0.6 (M4) 
Vssa_Ikrum 15 nA 1 2 ( M4) 
Vdda_Disc 1.5 µA 62 3.4 (M4) 
Vssa_Disc 1.5 µA 13.3 16 (M5+LM) 
Vdda_THS 300 nA 4.6 9.22 (M4) 
Vssa_Hyst 200 nA 14 2 (M5) 
Table 5.2. Timepix metal widths for the different static analog power supplies.  
 
5.2.4 The reference counting clock (Ref_Clk) 
An externally generated tunable clock reference (Ref_Clk) is used as 
counting clock. Ref_Clk is distributed throughout the pixel matrix in acquisition 
mode. As shown in Figure 5.7 each pixel includes a minimum-sized inverter to 
buffer the Ref_Clk to the next pixel up in the column. With such a strategy the 
digital power supply shows a static behaviour since the Ref_Clk phase changes 
every two pixels and the switching time is retarded by the propagation delay of the 
inverter (~195 ps). Furthermore, to minimize the digital coupling and to uniformly 
distribute the digital power, the Ref_Clk phase is alternated between columns. As 
shown in Figure 5.11 after the Ref_Clk is propagated to all the pixels, in ~50 ns, the 
power supply has a static behavior. 
~50ns
~0.820mA/col ⇒ ~210mA/chip
Pixel at the bottom
Pixel at the middle
Pixel at the top
Total current
 
Figure 5.11. Digital power distribution simulation on a column of pixels during Ref_Clk startup taking into 
account the parasitic capacitances and stray resistance at Ref_Clk=100 MHz. Once the Ref_Clk is fully 
propagated to all the column (~ 50 ns) the digital power consumption is quasi-static. This effect reduces the 
coupling to neighboring analog lines.  
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The disadvantage of this approach is the increase of digital power 
consumption in acquisition mode compared with the previous chips. It can be 
found out that power consumption is proportional to the Ref_Clk frequency: 
 
 
Where fRef_Clk is the Ref_Clk frequency in MHz. With the maximum required 
Ref_Clk frequency of 100 Mhz the expected digital static power consumption in 
acquisition mode is ~ 440 mW with VDD=2.2 V. 
5.3 PERIPHERY DESIGN 
The Timepix periphery floor plan resembles to the one shown for 
Mpix2MXR20 in Figure 4.8. The main two differences between both chips are:  
 
• DACs: The Timepix has eight 8-bit linear current DACs, four 8-bit linear 
voltage DACs, and one 14-bit linear voltage DAC used for precise 
setting of the threshold. Table 5.3 lists the Timepix DACs range, type 
and contol code.  
• Add Ref_Clk: In the previous chips all the LVDS input and output ports 
where switch off during acquisition (Shutter low) in order to minimize 
any external noise source. In Timepix the LVDS Fclock_In and 
Fclock_Out ports are use to impose externally a counting clock 
(Ref_Clk) in single chip and in daisy-chained multi-chip structures. This 
architecture choice allows a high compatibility of Timepix with the 
already existing Medipix2 readout systems.  
 
Table 5.3. Timepix DACs. 
ClkffI _Re2 ⋅≅  [mA] (5.1) 
 DAC NAME Type Bits DAC CODE Range 
I_Preamp I 8 0111 0-2 µA 
I_Ikrum I 8 1111 0-140 nA 
V_FBK V 8 1010 0-2.2 V 
V_Cas V 8 1100 0-2.2V 
CSA 
V_GND V 8 1101 0-2.2 V 
I_Disc I 8 1011 0-1.67 µA 
I_THS I 8 0001 0-40 nA 
I_Hyst I 8 1001 0-200 nA Discriminator 
V_THL V 14 0110 0-2.2 V 
I_BuffA I 8 0011 0-10.2 µA Analog Driver I_BuffB I 8 0100 0-391 µA 
I_LVDStx I 8 0010 0-392  μA LVDS Driver V_RefLVDStx V 8 1110 0-817 mV 
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5.4 ELECTRICAL CHARACTERIZATION 
The Muros2.1 readout board and Pixelman software has been updated to 
operate the chip with the existing readout systems. The main hardware 
modification is to provide a clock in acquisition mode (Ref_Clk). The software 
control panel has been adapted to allow each pixel to be programmed in an 
independent operation mode.  
The first Timepix wafers show similar yield as in Mpix2MXR20 with ~65% 
of good chips (categories A, B, and C). The die analog test classification process is 
divided into two: one with all the pixels configured in event counting (as in the 
previous chips), and a second, with all pixels configured in TOT mode. In TOT 
mode the measured counts gives an indication of the total charge which is very 
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Figure 5.12. Analog wafer test for chip D10-W15 (class C chip). 100 pulses are sent in each acquisition. On 
the left all the pixels are in event counting mode: there is only information of number of dead columns. On 
the right all the pixels are in TOT mode: It can be seen the two dead columns and the pixel to pixel gain 
variations.  
 
5.4.1 Optimization of the operating point of the pixel 
The operating point optimization has been carried out with a naked chip 
mounted on a CERN Medipix2 single chipboard connected to a MUROSv2.1 board 
with the Pixelman software. As with the previous chips the global threshold DAC 
(THL) is scanned across a fixed injection test pulse generating, in event counting 
mode, an s-curve. From the measured s-curves the electrical noise and gain is 
extracted for different biasing settings of Ipreamp and Ikrum DACs. 
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5.4.1.1 Ipreamp DAC scan 
The preamplifier bias current DAC scan is shown in Figure 5.13. The 
response is not monotonic due to latching errors of some binary codes on certain 
DAC registers. This problem has been traced to poor power distribution of the 
DACs registers. These registers are the same as in Mpix2MXR20 where this 
problem affected other less important DACs. In any case this non-monotonic 
behaviour doesn’t limit the chip performance since only few binary codes are 
affected. The pixel SNR is maximized at the maximum setting of Ipreamp with a 
gain of ~16.5 mV/ke- and ENC of ~100 e-. 
The same trend is observed in order to optimize the time-walk of the front-
end. The time-walk is defined as the response time difference of the discriminator 
between an input charge which is 1 ke- over threshold and an infinite input charge. 
In arrival time mode the counter is incremented from the activation of the 
discriminator until the closing of the global Shutter. As seen in Figure 5.14 (and in 
Figure 5.13) the gain is maximized for high Ipreamp biasing currents while the 
time-walk is minimized due to faster CSA output peaking time. The default 
Preamp DAC setting is set to the binary code FFh (i.e. Ipreamp=2 µA) in those 
applications where the power dissipation is not an issue. The chip analog power 
consumption increase compared to the default settings is ~145mW.  
 



















































Figure 5.13. Gain (in red) and ENC (in blue) versus Preamp DAC measured in event counting mode. The 
non-monotonic behavior is due to a digital problem in the DACs registers which affect only certain binary 






















Figure 5.14. Measured peaking time variation for three Preamp DAC settings. The measurement is done by 
setting the matrix in arrival time mode and sending one test pulse of 18.75 ke- while scanning the global 
threshold. As expected the time-walk and gain maximizes for high preamp currents.  
 
5.4.1.2 Ikrum DAC scan 
As shown in section 4.4.2.2 the Ikrum biasing current controls the return to 
zero of the CSA output. The default Ikrum DAC setting for optimal SNR is set to 5 
which corresponds to a biasing current of ~3 nA. 























































5.4.2 Electrical characterization of the pixel 
The electrical characterisation is reported in paper X. The linearity, electrical 
noise and gain are extracted using the event counting mode. The TOT linearity and 
resolution (∆TOT/TOT) are measured with the chip configured in TOT mode. And 
the time-walk has been calculated with the chip set in arrival time mode. Threshold 
equalization for both polarities is also presented. In the same paper is shown the 
fixed pattern noise in TOT mode produced by pixel to pixel Ikrum mismatch which 
can be compensated using an appropriate mask. Table 5.4 summarizes the 
measurements reported in paper X. These measurements are later confirmed in 
section 5.6 with an absolute calibration using a Timepix bump bonded to a 300 µm 
Si sensor and X-ray sources. 
 
Table 5.4. Summary of the electrical characterization reported in paper X.  
5.5 FIRST MEASUREMENTS WITH GAS DETECTORS 
Recently the Timepix has been successfully used as readout anode for two 
gas gain grids (triple-GEM and Micromegas). First images for both readout 
systems are shown in Figure 5.16 in TOT and arrival time modes. Figure 5.17 
shows an example of a mixed mode measurement using a triple GEM 
configuration. The matrix is arranged as a chess pattern, whereby half the pixels 
are configured in TOT mode and the other half in arrival time mode. After data 
reconstruction two 2D images are created revealing the charge and arrival time 
information respectively. With such configuration the time-walk in each pixel can 
be off-line compensated using the TOT information. 
 Holes [ h+] Electrons [e-] 
Electronic noise 99.4 ± 3.8 e- rms 104.8 ± 6 e- rms 
Gain ~16.7 mV/ke- ~16.3 mV/ke- 
Threshold DAC step gain 24.7 ±  0.7 e- 25.4 ±  1.2 e- 
CSA linearity [0-20 ke-] >99.9% 
TOT dynamic range > 200 ke- (measured up to ~40 ke-) 
∆TOT/TOT (Qin>Thr + 1 ke-) <5% 
Time-walk  <50 ns 
Threshold variation before adjustment ~240  e- rms 
Threshold variation after adjustment ~35  e- rms 
Minimum detectable charge ~650  e- 
TOT energy resolution after correction 1300  e- FWHM 
Static pixel analog consumption ~6.5 µW 
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Figure 5.16 On the left: TOT mode measurement of a single cosmic background particle interacting on a 
gas volume of a triple GEM detector. The maximum number pixel value of 1929 counts corresponds after 
calibration to ~120 ke-. On the right: Arrival time measurement of a cosmic background particle obtained 
with a Micromegas gas gain grid coupled to the Timepix chip with a time resolution of ~20ns. Both 2D 
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Figure 5.17. The full pixel matrix is in mixed-mode:  every two pixels one is configured in TOT mode and 
the other in arrival time mode. After readout two images are generated from the same event using 
interpolation: On the left a TOT measurement, and on the right the arrival time measurement. Data taken 
during a test beam in DESY (Hamburg, November 2006). Green background shows pixels with no counts. 
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5.6 ABSOLUTE CALIBRATION 
Recently the first Timepix chips bump bonded to a 300 µm high resistivity Si 
sensor became available. An absolute energy calibration of a Timepix chip using a 
109Cd and a 55Fe X-ray sources was realized. The effective energy threshold is 
calculated by scanning the THL DAC over the main emission lines of both X-ray 
sources (i.e. 22.1 and 24.9 keV for 109Cd and 5.9 keV for 55Fe). The pixel matrix is 
configured in event counting mode in order to exploit the linear response of the 
measured effective threshold. As shown in Figure 5.18 the measured slope is linear 
with a gain of ~87.1 eV or, in electrons, ~24.2 e- per THL DAC step. The measured 
gain slope matches with the electrical characterization, realized in paper X and 
summarized in Table 5.4. The minimum detectable charge for the full chip is 
~2.7 keV or ~750 e- for this setup which is higher than the value given in Table 5.4 
(~650 e-). This can be explained by the increase in the series noise of the CSA due 
to higher input pixel capacitance after detector bump-bonding as predicted in 
equation 2.7. Figure 5.19 shows two s-curves belonging to two different pixels, one 
from a bump-bonded chip and the other from a naked chip. The measured ENC 
degradation is ~16%. The ENC is ~113 e- rms for the chip bump bonded to the 





























































Figure 5.18. Energy calibration of a Timepix bonded to a 300 µm high resistivity Si sensor. 109Cd ( with 22.1 
and 24.9 keV emission lines) and 55Fe (with a main 5,9 keV emission line) X-ray sources are used as energy 
references. The measured gain slope, on the right figure, is ~87 eV per THL DAC step with a full chip 

























Figure 5.19. S-curve response of a pixel in the center of the matrix before and after bump-bonding for two 
different chips but under the same bias conditions. The injected test pulse is 4.7 ke-. The ENC is extracted 
from s-curve slope. After detector bump-bonding the measured ENC is ~16% higher than with a naked 
chip.  
 
The TOT functionality has been explored with the calibrated chip using a 
241Am radioactive source. The 241Am source emits α radiation with an energy 
around 5.5 MeV together with γ radiation (i.e. photons) with main energy lines at 
13.9 and 59.5 keV. Figure 5.20 shows on the left a full 2D image using a Shutter 
time of a 100 ms at a threshold of ~3.1 keV (THL=850). Large pixel clusters, with 
typically ~25 pixels, are the result of the charge deposition by single α particles due 
to its high energy. The small pixel clusters (1-4 pixels) are the result of the 
detection of gamma radiation. The 3D image on the bottom right of Figure 5.20 
shows the charge information measured with the TOT method. The central pixel in 
the large clusters has typically ~4000 counts which correspond to a pulse width of 
~85 µs at Ref_Clk = 47.3 MHz and IkrumDAC=5. As each large cluster corresponds 
to depositions of single α radiation of ~5.5 MeV, the measured charge in the central 
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Figure 5.20. On the left is shown TOT raw data for the full chip exposed to a 241Am radioactive source with 
100 ms Shutter time. The large pixel clusters are the result of the charge deposition by single α particles 
(above 5 MeV). Three α clusters are shown in the 3D plot revealing the energy information. The single hits 
are due to the 241Am γ radiation (mainly 13.9 and 59.5 keV). The threshold is set ~3.1 keV, and Ref_Clk = 
47.3 MHz. The 2D images on the right and on the top left the green color indicates pixels with no counts. 
 
5.7 SUMMARY 
The Timepix is a successful modification of the Mpix2MXR20 to provide 
arrival time information of primary electrons, with a precision up to 10 ns, in 
Micro-Patterned Gas Detectors (MPGD). Each Timepix pixel can be configured 
independently in arrival time, TOT or event counting mode. Special emphasis was 
placed on reducing the minimum detectable charge in order to minimize the 
discharge probability associated with the high electric fields used in MPGDs. The 
chip uses an external clock in acquisition mode, which is distributed to the pixel 
matrix, as a time reference.  
First measurements with the chip coupled to gas gain grids show a very good 
performance of the three available operation modes. Recently an absolute 
calibration has been realized with a Timepix bump bonded to a 300 µm Si sensor 
using X-ray sources. The gain, noise and linearity published in paper X are 
confirmed. After detector bump-bonding, the ENC is slightly degraded to ~113 e- 
rms and the full chip minimum detectable charge in event counting mode is 





6 FUTURE DEVELOPMENTS IN PIXEL DETECTORS 
This chapter describes the limitations of high granularity pixel detectors due 
to charge sharing. The charge sharing effects on the measured energy spectrum are 
briefly explained in section 6.1. The Medipix3 collaboration has been set to fund a 
new prototype chip designed at CERN and manufactured in a commercial 0.13 µm 
CMOS technology. The chip design and first results are reported in paper XI and 
only briefly described in section 6.1.1. New ideas for future developments are 
described in 6.2 and 6.4. 
 
6.1  LIMITATION OF THE ACTUAL CHIP (CHARGE SHARING) 
Charge diffusion in segmented semiconductors detectors generates a 
distortion in the energy spectrum seen by an individual pixel. As the ratio between 
detector thickness to pixel size increases the effect on the energy spectrum 
increases ([MIK00], [TLU05], paper V and paper XI). As an example, Figure 6.1 
shows the charge collection of a 59.5 keV from a 241Am radioactive source in a 4 
pixel cluster. The charge is split between the 4 channels generating a spectrum 
distortion when using the photon counting approach. 
Even in monochromatic X-ray beams where the threshold is set well below 
the energy peak the pixel to pixel threshold variation creates a fix pattern noise in 
an image (Fig.9 in paper V). This fixed pattern noise varies depending on the 
spectrum of the incoming charge addressed. 
 
 
Figure 6.1. CSA output pulse of a 4 pixel cluster after detecting a 59.5 keV photon from a 241Am radioactive 
source. The event is split amongst the 4 pixels generating a distortion in the measured spectrum. Data taken 
using the Medipix2 3x3 analog output with 4 channels connected to a 1Gs/s digital oscilloscope. X= 200 
ns/div and Y= 10 mV/div. 
 
6.1.1 The Medipix3 Prototype chip 
The Medipix3 collaboration has been formed to develop a new chip with the 
same pixel size as the Medipix2 series chips to correct the charge sharing by charge 
summing between neighbouring pixels as already reported at the end of paper I and 
paper V. 
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A commercial 0.13 µm CMOS technology with 8-metal layers is used to 
deal with the high level of pixel interconnectivity and complexity while keeping a 
small pixel size. To gain experience with this new technology while testing all the 
new pixel functionality it was decided to design, as a first step, a Medipix3 
prototype chip with an 8 x 8 matrix of square pixels of 55 µm2.  The Medipix3 
measures 2 mm x 1mm and it is shown in Figure 6.2.  
Due to the small die size and the short clearance space between the pixel 
matrix and the bond pads the chip can not be bonded to a detector. In any case, the 
chip includes seven buffered injection test pulses to fully test electronically the new 
pixel architecture. The pixel also includes the to large metal plane use for bump 






Figure 6.2. The Medipix3 prototype. The 8 x 8 pixel matrix is at the centre of the chip. The top and bottom 
bon pads are used for analog power, transistor biasing, and seven injection test pads. The lateral pads are 
used for digital power and digital communication. 
 
6.1.1.1 Medipix3 pixel cell 
The Medipix3 pixel schematic is shown in Figure 6.3. The analog pixel side 
includes: one CSA with the same architecture as the Medipix2 series of chips, an 
AC coupled semi-gaussian shaper with 8 replica currents proportional to the 
detected charge, and two cross-over discriminators with 5 bits of threshold 
adjustment. The replica currents from the shaper are sent to nodes common to a 
cluster of four pixels before the discriminators. The pixel digital side contains: 
arbitration logic used to decided the pixel with the biggest charge in a time-over-
threshold method, two l5-bit shift registers which are also used as linear feedback 
shift register counters with a single XOR tap and a dynamic range of 32768 counts, 
and a 19-bit pixel configuration register.  
The pixel can be configured in four different collection modes depending on 
the pixel pitch and the charge summing strategy as shown in Table 6.1. The readout 
is configurable to be in Sequential Read-Write (SRW, as in the Medipix2 chips) or 
in Continuous Read-Write (CRW). In CRW mode one counter is read out while the 
other is in acquisition mode and vice versa providing a dead-time free readout. 
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Figure 6.3. The Medipix3 pixel cell schematic. 
 
6.1.1.2 Electrical characterization  
Table 6.2 summarizes the electrical measurements of the Medipix3 prototype 
reported in paper XI. The pixel cell performs as expected from simulations. Two 
undesired effects appeared during testing: first an undesired digital to analog 
coupling, and second double counting between neighboring channels was measured 
when the input charge was close to threshold. Both problems have been identified 
and will be corrected in the new version of the Medipix3 chip which will contain 
64K pixels. 
 Pixel size Area of charge collection 
Number of 
thresholds 
Fine pitch  
Single Pixel Mode 55 µm x 55 µm 55 µm x 55 µm 
2 ( in SRW) 
1 ( in CRW) 
Fine pitch  
Charge Summing  Mode 55 µm x 55 µm 55 µm x 55 µm 
2 ( in SRW) 
1 ( in CRW) 
Spectroscopic  
Single Pixel Mode 110 µm x 110 µm 110 µm x 110 µm 
8 ( in SRW) 
4 ( in CRW) 
Spectroscopic  
Charge Summing  Mode 110 µm x 110 µm 220 µm x 220 µm 5 
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Figure 6.4. The Medipix3 prototype pixel layout: 1) CSA, 2) Shaper and replica currents, 3) Discriminators 
with 5-bit threshold adjustment, 4) Control logic, 5) Two 15-bit shift register/counters, 6) 19-bit PCR and 
7) Arbitration circuit. 
 
6.2 FUTURE DEVELOPMENTS FOR TIMEPIX 
A high spatial resolution spectroscopic pixel detector with no-dead time and 
tolerant to radiation might be the ultimate photon counting chip. The Medipix3 is 
clearly a step forward towards this direction since the energy distortion due to 
charge sharing in the sensor will be corrected, as explained in section 6.1, and the 
dead-time due to readout will be eliminated by using a continuous read-write 
 Single pixel mode Charge summing mode 
Pixel gain 11.4 mV/ke- 
CSA-Shaper Gain 65 nA/ ke
-(High GainMode) 
30 nA/ ke-(Low GainMode) 
Linearity >95% up to 9 ke
-(High GainMode) 
>98%  up to 22 ke-(Low GainMode) 
Peaking time ~100 ns 
Return to baseline <1 µs for 4 ke- 
Electronic noise (High GainMode) 72 e- rms  144 e- rms 
Electronic noise (Low GainMode) 105 e- rms 210 e- rms 
Threshold dispersion (adjusted)  55 e- rms 110 e- rms 
Analog power dissipation 16.2 µW (Vdda =1.5V) 
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architecture. On the other hand, the spectroscopic properties, even though better 
than Medipix2 and Mpix2MXR20, will be limited to a discrete number of thresholds 
(5 to 8). The Timepix TOT approach seems more adequate for spectroscopic 
measurements since the linear dynamic range can be extended to energies above 
the saturation of the CSA output (i.e. above 200 ke-). The present pixel architecture 
of the Timepix has one main limitation: in case of 2 or more events falling on the 
same pixel during the same acquisition time the energy information is lost due to 
pile-up. This could be improved in two ways:  
 
• By adding a second counter in each pixel which would register the total 
number of events (i.e. photon counting approach). The value obtained 
after each acquisition would then be the detected mean energy per pixel. 
The added complexity could be easily obtained by adopting the 0.13 µm 
CMOS process. In the other hand, a TOT counter with larger dynamic 
range should be included to avoid saturation.  
• By implementing a self-triggering sparse readout architecture where 
each detected event is read out or stored locally. This approach is more 
challenging since a complete new read out architecture has to be 
developed but with the benefit of a true spectroscopic measure. 
 
6.3 THE SQUARE TILE 
One of the main remaining issues for hybrid pixel detectors is the tiling of 
large areas without lost of sensitive area. Many chips (i.e.,[PIL06], [PAN07], 
Medipix2 family chips, and others) allocate all the peripheral circuitry (i.e. IO 
logic, DACs, buffers…) and I/O wire bonding pads in one side of the readout chip. 
The other three sides of the chip can be as close as 60 µm to the chip edge, as 
shown in Figure 2.38, allowing tiling by the edges and/or by the top. With such an 
architecture several 2xN modules have been built [PIL06] and paper VII. In fact all 
these modules are limited: 
 
•  By the sensor size which typically have a ~500 µm guard-ring to avoid 
non-uniform fields around the sensor edges. Large Si sensors have been 
built minimizing the non-sensitive area ratio but dimensions are limited 
to the sensor wafer size (i.e. 6 inches). Moreover, large modules have an 
impact in the final yield as many readout chips are needed to complete 
the assembly. 
• By the wire bonds. Wire bonding takes a lot of space. When bonding the 
clearance between the sensor edge and the tool head should be ~1 mm. 
Moreover, to achieved a reliable and robust connection, the ratio 
between the PCB bonding pad to the chip edge and the chip thickness 
should be a factor 2-3 [MCG06] (i.e. if the chip thickness is 700 µm the 
PCB bonding pad should be placed between 1.4 and 2.1 mm from the 
chip edge).  
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The optimum geometry would be a single square tile without non-sensitive 
area and with IO connections through the backside of the readout chip. The first 
step towards active edge silicon sensors have been already done [KEN01] with 
dead areas between the last active pixel and the sensor edge of ~20 µm. On the 
readout chip side wafer thinning (< 50 µm) and through-wafer vias with a diameter 
below 2 µm have been already demonstrated [HEI05]. Besides the IO wire bonds a 
chip periphery contains circuitry which is needed to operate the chips. Two 
solutions might be possible:  
 
• To add an interposer layer as a fan-out structure between the readout 
chip and the sensor material. This technology is being used by the 
RELAXD project [REL] to cover large areas. The main building block is 
shown in Figure 6.5. Each tile is equipped with four Mpix2MXR20 
chips bonded to a 3 cm x 3 cm edgeless Si sensor. The quad is connected 
via Ball-Grid-Array technology to a small PCB which incorporates an 
FPGA allowing 3Gbit/s serial data transmission. 
  
Figure 6.5. Drawing of the proposed RELAXD tile. The sensor (blue) is connected to 4 Mpix2MXR20 chips 
by (red) flip-chip solder balls. The Mpix2MXR20 chips (red) are connected to the printed circuit board 
(green) by etching holes through the chips, while on their backside contact is made via Ball-Grid-Array 
technology (white balls). [Vis06] 
 
• Using multiple-chip 3D stacking technology. A 3D chip is generally 
referred to as a chip comprised of two or more layers of active 
semiconductor devices that have been thinned, bonded, and inter-
connected to form a monolithic device. Industry is moving towards 3D 
to improve circuit performance and this technology has been already 
applied in high-end processors. Pixel detectors can benefit a lot from this 
technology as more functionality is possible per given area while the 
peripheral logic can be greatly reduced. Moreover, the processing in 
each layer can be optimized independently. Figure 6.6 shows a 
schematic of a possible building block composed of three layers: an 








Figure 6.6. The square tile. Wafer thinning and thorugh-wafer vias are built in order to interconnect the 
sensor material, the pixel matrix chip and the IO chip. 
6.4 SUMMARY 
The spectrum distortion due to charge sharing in planar semiconductor 
detectors have been briefly described. This effect increases as the ratio between the 
sensor thickness and the pixel pitch increases. The Medipix3 collaboration has 
recently been formed to design and build a chip with the ability of correcting the 
charge sharing distortions. A first 8 x 8 pixel matrix prototype has been built with a 
pixel size of 55 µm x 55 µm. The charge between neighbour channels is summed 
and allocated to the pixel in the cluster with largest charge on an event by event 
basis. The prototype chip has demonstrated the feasibility of this approach. These 
encouraging results have lead to the design of a full scale 256 x 256 pixel matrix 
which is currently undergoing. Some new ideas about future developments have 






7 SUMMARY OF PUBLICATIONS 
Paper I is a summary of the design of the Medipix2 largely covered in 
Chapter 2. The electrical characterization and equalization of Medipix2 is presented 
in paper II covering a large fraction of section 3.3. Paper III shows the first 
published X-ray image with a Medipix2 Si assembly and a comparison with 
Medipix1. Three papers (IV, V and VI) relate to section 3.5 and concerns X-ray 
imaging with Medipix2 with different sensor materials. The Medipix2 Quad is used 
for electron imaging in paper VII. Papers VIII, IX and X relates to the Timepix 
motivation, design and characterization described in chapter 5. Paper XI covers the 
Medipix3 prototype design and characterisation described in chapter 6.   
 
7.1 PAPER I 
This paper presents the Medipix2 photon counting chip where the author is 
the main designer. In this publication are briefly summarized the pixel and chip 
architecture together with some preliminary electrical tests. In the section of the 
publication it is explained for the first time the idea of inter-pixel communication 
to cope with charge spread on neighbouring pixels. The author wrote the article 
which has been cited by other scientific publications more than 91 times. 
 
7.2 PAPER II 
Publication II reports in detail the first electrical measurements prior bump 
bonding to a semiconductor detector done in the full matrix. Figures of noise, gain, 
linearity and threshold variation (before and after threshold equalization) are 
reported. The author wrote the article which has been cited by other scientific 
publications more than 34 times. 
 
7.3 PAPER III 
This paper describes the advantages and requirements of an X-ray medical 
imaging system using single photon counting method. As proposed pixel readout 
chips the Medipix1 and Medipix2 are compared. The first published X-ray image 
taken with a Medipix2 chip bonded to a 300 µm Si sensor is shown. The author 
made that picture using Medisoft software and the Muros2 readout board. 
 
7.4 PAPER IV 
This paper presents the first experimental tests of a Medipix2 chip bonded to 
a CdTe 1mm thick sensor. Different artefacts from the sensor detector material and 
low bonding yield don’t limit the expected energy range sensitivity. Preliminary 
measurements and calibration were done by the author. 
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7.5 PAPER V 
This paper studies the effects of charge sharing between neighbouring pixels 
and its consequences in an imaging system as Medipix2. The charge sharing slope 
depends on the energy of the detected photon. Many of the measurements shown 
are taken at the European Synchrotron Radiation Facility (ESRF, Grenoble) during 
a test beam where the author participated.  
 
7.6 PAPER VI 
The energy window available in Medipix2 is explored in this paper. Images 
were taken proving the potential for such spectroscopic imaging system. The 
minimum energy window ~1.4 keV was obtained with a new equalization 
algorithm developed by the author to overcome the test pulse non-uniformities. 
 
7.7 PAPER VII 
This paper presents the measurements obtained by the Medipix2 quad for 
electron imaging. The Medipix2 quad is installed inside an electron microscope to 
detect electrons at energies between 120 and 300 keV. The author developed the 
equalization algorithm for multi-chip structures and participated in the installation 
and commissioning of the full set up.  
 
7.8 PAPER VIII AND PAPER IX 
These two publications summarize the successful results of a TPC (Time 
Projection Chamber) prototype for the International Linear Collider (ILC) using the 
Medipix2 chip as a direct readout anode when coupled to GEM (Gas Electron 
Multiplier) or Micromegas gain grids. These two publications demonstrate that 
Medipix2 was able to read the drifted charge from gas converted primary 
ionizations. These results encourage the redesign of the Mpix2MXR20 in order to 
provide arrival time information. The author has been responsible for the chip 
characterization and the debugging of the readout setups.  
 
7.9 PAPER X 
Publication XI is the description of the Timepix chip where the author is the 
main designer. In this publication are described the pixel and chip architecture 
comparing to the Medipix2 chip. Chip electrical characterization is reported with 
gain, linearity and noise measurements and matrix threshold equalization. The new 
operation modes (arrival time and time-over-threshold) are also described and 
measured. The author took place in a test beam in DESY (Hamburg, Germany) 
where some images are shown in the article. This article was presented in the 11th 
Vienna Conference on Instrumentation where author received the NIM-A Young 
Scientific Award for “the development of pixel readout chips for a wide range of 




7.10 PAPER XI 
Publication X describes the design and characterization of first Medipix3 
prototype which corrects the spectrum distortion due to charge sharing effect in the 







8 THESIS SUMMARY 
Hybrid pixel detectors using the photon counting approach are excellent 
candidates for the detection of X-rays in applications requiring low noise and/or 
low count rate. In this thesis three different chips have been described. The small 
pixel size of 55 µm x 55 µm is the main feature shared by the three designs. This is 
comparable to the spatial resolution of medical X-ray film. Besides the spatial 
resolution, small pixels have two main advantages: first, reduced pixel occupancy 
which improves the maximum count rate per unit area, and second, tiny input pixel 
capacitances which reduces the power consumption per pixel keeping under control 
the power per unit area. On the other hand, smaller pixels suffer from larger charge 
sharing between neighbour channels, small bump-bonding pitch, mixed-mode 
design concerns due to the close proximity of analog and digital circuitry, and 
increased matrix readout complexity.   
The actions taken for the design of small pixels with low power mixed-mode 
circuitry have been described in this thesis. The achieved analog power 
consumption is ~8 µW per pixel in Medipx2 and Mpix2MXR20, and ~6.5 µW per 
pixel in Timepix. Analog and digital circuitry use independent power supplies 
while guard-ring structures are implemented to isolate the analog blocks. The on-
chip DACs, used in all the chips, give a high degree of configurability and 
reproducibility. Moreover, Mpix2MXR20 and Timepix include a band-gap reference 
circuitry which increases the power supply and temperature stability compared to 
Medipix2. In fact, these two chips can be fully operated by means of only 10 digital 
lines (i.e. 6 LVDS lines and 4 CMOS lines).  
The ability to tile large areas has been a design priority. On the three designs 
pixels are placed very close, less than 60 µm, to the chip edge. The chips can be 
daisy chained using the LVDS serial link. With this approach, large sensitive areas 
of 2 x N chips can be covered. These multi-chips structures can be fully operated 
using the same readout systems as for the single chip with the penalty of read out 
time.  
Several readout systems have been developed since the Medipix2 chip 
became available in 2002. Using 100 MHz clock these systems can operate with 
the chip either through the LVDS serial link, reading out a single chip in less than 
10 ms, or through the 32-bit CMOS parallel, reading out a single chip in less than 
300 µs.  
Many applications have used the chip, since it became available, with 
different detector types and front-end collection modes (Table 3.3). This 
demonstrates that the hybrid pixel detector technology is suited for a wide range of 
applications by choosing the appropriate sensor material while using the same 
readout chip. One of these applications, the Micro-Patterned Gas Detectors, has 
been the driving motivation for the design of the Timepix chip.  
When coupled to different gas gain grids Timepix can measure the arrival 
time of single primary electrons detected in a gas volume. Timepix uses an external 
reference clock, which is distributed simultaneously to all the matrix, as a time 
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reference to measure the event time of arrival. Special care has been taken during 
the design of Timepix to avoid coupling between analog and digital blocks due to 
the presence of an external clock during acquisition. Measurements have shown no 
coupling even at very low thresholds validating the proposed architecture. 
Moreover, as the discriminator output pulse width is linear with respect to the input 
charge, a time-over-threshold (TOT) mode has been implemented. This mode 
reveals spectroscopic information in each pixel. In very low rate applications the 
spectral distortion produced by the charge sharing can be corrected using the TOT 
mode off-line. As shown in Figure 5.20, the TOT mode can be used to correct the 
arrival time, due to time-walk, of events with large charge spreading by 
configuring the pixel matrix appropriately.   
As a final summary Table 8.1 shows a complete performance comparison of 
the three pixel chips described in this work. 
Table 8.1. Comparison performance of the 3 pixel chips discussed in the thesis. PC (Photon Counting), AT 
(Arrival Time) and TOT (Time-Over-Threshold). 
 
 Medipix2 Mpix2MXR20 Timepix 
CMOS Technology 0.25 µm 6-metal 
Square pixel size 55 µm  
Transistors per pixel ~500 ~530 ~550 
Pixel matrix 256 x 256 
Pixel analog power 8 µW @ 2.2V 6.5 µW @ 2.2V 
Measured pixel gain  8.7 mV/ke- 10.7 mV/ke- 16.5 mV/ke- 
Collection polarity e- and h+  
Peaking time ~170 ns ~150 ns ~100 ns 
Return to baseline <1 µs for Qin ≤ 10 ke- 
Dynamic range up to ±85 ke- up to ±55 ke- 
Linearity >99.9 % 
ENC 160  e- rms 110  e- rms 100  e- rms 
Number of Thresholds 2 1 
Equalization bits 3 (THL) + 3(THH) 4 
Threshold dispersion (non-adjusted) 450  e- rms 400  e- rms 250  e- rms 
Threshold dispersion (adjusted)  120  e- rms 95 e- rms 35 e- rms 
Minimum detectable charge ~1100  e- ~900  e- ~650  e- 
Window discrimination Yes No 
Counter depth 8001 11810 
Overflow control No Yes 
Pixel operating modes PC AT,TOT or PC 
On-chip band-gap No  Yes 
On-chip DACs 7 8-bit [I] 8 8-bit [V] 
8 8-bit [I] 
3 8-bit [V] 
2 14-bit [V] 
8 8-bit [I] 
4 8-bit [V] 
1 14-bit [V] 
Readout board Muros2.x and MedipixUSB Muros2.1 
Readout Program Medisoft and Pixelman Pixelman 
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Medipix2, a 64k pixel readout chip with 55μm square elements working in 
single photon counting mode 
 


















First test measurements of a 64k pixel readout chip working in single photon 
counting mode 
 




















X-ray imaging using single photon processing with semiconductor pixel 
detectors 
 
















First Experimental Tests with a CdTe Photon Counting Pixel Detector 
Hybridized with a Medipix2 Readout Chip 
 






















Signal variations in high-granularity Si pixel detectors 
 
 









































































The readout of a GEM or Micromegas-equipped TPC by means of the 
Medipix2 CMOS sensor as direct anode 
 
 
















Detection of single electrons by means of a Micromegas-covered Medipix2 
pixel CMOS readout circuit 
 
 




















Timepix, a 65k programmable pixel readout chip for arrival time, energy 
and/or photon counting measurements 
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The Medipix3 Prototype, a Pixel Readout Chip Working in Single Photon 
Counting Mode with Improved Spectrometric Performance 
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